Generation of Test Vectors with Low Power by Co-evolution Algorithm for Digital Circuits

The digital circuits should be tested thoroughly in order to find the faults due to manufacturing defects or errors. The generation of test vectors is one of main task of circuit test, the test vectors can be obtained by finding appropriate logic assignments to the circuit primary inputs such that the given faults can be detected. The power consumption during test process may be higher than that power consumption during normal operations of circuits. Therefore it is necessary to design the test vectors with low power. In this paper, a new method is proposed for the generation of test vectors with low power. The method makes use of the co-evolution algorithms, first of all, the coding of an individual corresponding to the circuit primary inputs is given, secondly, the populations consisting of a lot of individuals are built, the better individuals corresponding to the test vectors with low power are obtained by applying the evolutionary operations to the populations. A lot of experimental results show that the test generation method in this paper is able to produce the test vectors with lower power, and can obtain higher fault coverage.

[1]  Mo-Yuen Chow,et al.  Optimal Tradeoff Between Performance and Security in Networked Control Systems Based on Coevolutionary Algorithms , 2012, IEEE Transactions on Industrial Electronics.

[2]  Po-Han Wu,et al.  Power-aware multi-chains encoding scheme for system-on-a-chip in low-cost environment , 2011, IET Comput. Digit. Tech..

[3]  Sang-Gyu Park,et al.  An Ultra Low-Power CMOS Transceiver Using Various Low-Power Techniques for LR-WPAN Applications , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  John Cartlidge,et al.  Autonomous Virulence Adaptation Improves Coevolutionary Optimization , 2011, IEEE Transactions on Evolutionary Computation.

[5]  Jiun-Lang Huang,et al.  LPTest: a Flexible Low-Power Test Pattern Generator , 2009, J. Electron. Test..

[6]  Sungho Kang,et al.  IOC-LP: hybrid test data compression/ decompression scheme for low power testing , 2006 .

[7]  Steven F. Quigley,et al.  Bit-swapping LFSR for low-power BIST , 2008 .

[8]  Sungho Kang,et al.  Deterministic built-in self-test using split linear feedback shift register reseeding for low-power testing , 2007, IET Comput. Digit. Tech..

[9]  Heinrich Theodor Vierhaus,et al.  A Scan Controller Concept for Low Power Scan Tests , 2008, J. Low Power Electron..

[10]  Michael S. Hsiao,et al.  A New Scan Architecture for Both Low Power Testing and Test Volume Compression Under SOC Test Environment , 2008, J. Electron. Test..

[11]  Adit D. Singh,et al.  Modified Scan Flip-Flop for Low Power Testing , 2010, 2010 19th IEEE Asian Test Symposium.

[12]  Sudhakar M. Reddy,et al.  Low Test Data Volume Low Power At-Speed Delay Tests Using Clock-Gating , 2011, 2011 Asian Test Symposium.

[13]  Zhi-Hui Kong,et al.  Design and Sensitivity Analysis of a New Current-Mode Sense Amplifier for Low-Power SRAM , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.