An adaptive write error detection technique in on-chip caches of multi-level caching systems
暂无分享,去创建一个
[1] Steven A. Przybylski,et al. Cache and memory hierarchy design: a performance-directed approach , 1990 .
[2] Alan Eustace,et al. ATOM - A System for Building Customized Program Analysis Tools , 1994, PLDI.
[3] J. W. Bishop,et al. PowerPC AS A10 64-bit RISC microprocessor , 1996, IBM J. Res. Dev..
[4] Stuart J. Adams. Hardware assisted recovery from transient errors in redundant processing systems , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[5] Ruben W. Castelino,et al. Internal Organization of the Alpha 21164, a 300-MHz 64-bit Quad-issue CMOS RISC Microprocessor , 1995, Digit. Tech. J..
[6] Johan Karlsson,et al. Using heavy-ion radiation to validate fault-handling mechanisms , 1994, IEEE Micro.
[7] Gary Goldman,et al. UltraSPARC-II: the advancement of ultracomputing , 1996, COMPCON '96. Technologies for the Information Superhighway Digest of Papers.
[8] Apostolos Dollas,et al. Predicting and precluding problems with memory latency , 1994, IEEE Micro.
[9] Michael J. Flynn,et al. An area model for on-chip memories and its application , 1991 .
[10] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[11] Daniel P. Siewiorek,et al. Derivation and Calibration of a Transient Error Reliability Model , 1982, IEEE Transactions on Computers.
[12] Jim Handy,et al. The cache memory book , 1993 .
[13] Janusz Sosnowski,et al. Transient fault tolerance in digital systems , 1994, IEEE Micro.