Low power UTBOX and back plane (BP) FDSOI technology for 32nm node and below

This paper highlights the interest of FD-SOI with high-k and metal gate as a possible candidate for low power multimedia technology. The possibility of multi-VT by combining UTBOX with back plane, back biasing, variable TiN thickness and Al2O3 in the gate stack is demonstrated. The viability of these approaches is corroborated via mobility and reliability measurements. Dual gate oxide co-integrated devices are reported. The effectiveness of back biasing for short devices is demonstrated through ring oscillators and 0.299µm² SRAM bitcells performance reflecting that the conventional bulk reverse and forward back biasing approaches to manage the circuit static power and the dynamic performances are fully compatible with FDSOI. Finally, thanks to a hybrid FDSOI/bulk co-integration with UTBOX all IP's required in a SOC could be demonstrated for LP applications.

[1]  X. Garros,et al.  Hybrid FDSOI/bulk High-k/metal gate platform for low power (LP) multimedia technology , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[2]  A. Amara,et al.  A simple and efficient concept for setting up multi-VT devices in thin BOx fully-depleted SOI technology , 2009, 2009 Proceedings of the European Solid State Device Research Conference.

[3]  G. Pourtois,et al.  On the impact of TiN film thickness variations on the effective work function of poly-Si/TiN/SiO/sub 2/ and poly-Si/TiN/HfSiON gate stacks , 2006, IEEE Electron Device Letters.

[4]  O. Faynot,et al.  UT2B-FDSOI device architecture dedicated to low power design techniques , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[5]  T. Iwamatsu,et al.  Smallest Vth variability achieved by intrinsic silicon on thin BOX (SOTB) CMOS with single metal gate , 2008, 2008 Symposium on VLSI Technology.

[6]  O. Faynot,et al.  Efficient multi-VT FDSOI technology with UTBOX for low power circuit design , 2010, 2010 Symposium on VLSI Technology.

[7]  X. Garros,et al.  Work-function engineering in gate first technology for multi-VT dual-gate FDSOI CMOS on UTBOX , 2010, 2010 International Electron Devices Meeting.

[8]  Stephane Monfray,et al.  Improved ESD protection in advanced FDSOI by using hybrid SOI/bulk Co-integration , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.

[9]  R. Ranica,et al.  A Cost-Effective Low Power Platform for the 45-nm Technology Node , 2006, 2006 International Electron Devices Meeting.

[10]  O. Rozeau,et al.  High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding , 2008, 2008 IEEE International Electron Devices Meeting.

[11]  O. Faynot,et al.  Fully-depleted SOI technology using high-k and single-metal gate for 32 nm node LSTP applications featuring 0.179 μm2 6T-SRAM bitcell , 2007, 2007 IEEE International Electron Devices Meeting.

[12]  X. Garros,et al.  FDSOI devices with thin BOX and ground plane integration for 32nm node and below , 2008, ESSDERC 2008 - 38th European Solid-State Device Research Conference.

[13]  B.H. Lee,et al.  The effect of metal thickness, overlayer and high-k surface treatment on the effective work function of metal electrode , 2005, Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005..