Mathematical modeling insight of hetero gate dielectric-dual material gate-GAA-tunnel FET for VLSI/analog applications
暂无分享,去创建一个
[1] A. Mallik,et al. Drain-Dependence of Tunnel Field-Effect Transistor Characteristics: The Role of the Channel , 2011, IEEE Transactions on Electron Devices.
[2] Mansun Chan,et al. An Analytic Model for Gate-all-around Silicon Nanowire Tunneling Field Effect Transistors , 2014 .
[3] M. Schmidt,et al. Tunnel FET: A CMOS Device for high Temperature Applications , 2006, 2006 25th International Conference on Microelectronics.
[4] Hraziia,et al. An analysis on the ambipolar current in Si double-gate tunnel FETs , 2012 .
[5] P. Agopian,et al. Threshold voltage extraction in Tunnel FETs , 2014 .
[6] In Man Kang,et al. Characteristics of Gate-All-Around Hetero-Gate-Dielectric Tunneling Field-Effect Transistors , 2012 .
[7] A compact model for tunnel field-effect transistors incorporating nonlocal band-to-band tunneling , 2013 .
[8] I. Eisele,et al. P-Channel Tunnel Field-Effect Transistors down to Sub-50 nm Channel Lengths , 2006 .
[9] Doris Schmitt-Landsiedel,et al. Scaling properties of the tunneling field effect transistor (TFET): Device and circuit , 2006 .
[10] Byung-Gook Park,et al. Simulation of Gate-All-Around Tunnel Field-Effect Transistor with an n-Doped Layer , 2010, IEICE Trans. Electron..
[11] Min-Chul Sun,et al. Design Optimization of a Type-I Heterojunction Tunneling Field-Effect Transistor (I-HTFET) for High Performance Logic Technology , 2011 .
[12] Woo Young Choi,et al. Work-Function Variation Effects of Tunneling Field-Effect Transistors (TFETs) , 2013, IEEE Electron Device Letters.
[13] N. Singh,et al. CMOS-Compatible Vertical-Silicon-Nanowire Gate-All-Around p-Type Tunneling FETs With $\leq 50$-mV/decade Subthreshold Swing , 2011, IEEE Electron Device Letters.
[14] W. Choi,et al. Hetero-Gate-Dielectric Tunneling Field-Effect Transistors , 2010, IEEE Transactions on Electron Devices.
[15] Rishu Chaujar,et al. Analytical drain current formulation for gate dielectric engineered dual material gate-gate all around-tunneling field effect transistor , 2015 .
[16] K. Boucart,et al. Double-Gate Tunnel FET With High-$\kappa$ Gate Dielectric , 2007, IEEE Transactions on Electron Devices.
[17] S. Datta,et al. Effective Capacitance and Drive Current for Tunnel FET (TFET) CV/I Estimation , 2009, IEEE Transactions on Electron Devices.
[18] Y. Yeo,et al. Device Design and Scalability of a Double-Gate Tunneling Field-Effect Transistor with Silicon–Germanium Source , 2008 .
[19] K. Boucart,et al. Length scaling of the Double Gate Tunnel FET with a high-K gate dielectric , 2007 .
[20] J. Woo,et al. Effect of Pocket Doping and Annealing Schemes on the Source-Pocket Tunnel Field-Effect Transistor , 2011, IEEE Transactions on Electron Devices.
[21] Yee-Chia Yeo,et al. Device physics and design of double-gate tunneling field-effect transistor by silicon film thickness optimization , 2007 .
[22] Mitsuru Takenaka,et al. High Ion/Ioff and low subthreshold slope planar-type InGaAs tunnel field effect transistors with Zn-diffused source junctions , 2015 .
[23] A. Shaker,et al. Influence of gate overlap engineering on ambipolar and high frequency characteristics of tunnel-CNTFET , 2015 .