Implementation of a High-Precision and Wide-Range Time-to-Digital Converter With Three-Level Conversion Scheme

This brief presents a time-to-digital converter (TDC) with a three-level conversion scheme based on a dual delay-locked loop (DLL) structure. The linear-feedback-shift-register counter is implemented for measurement range extension, and a differential delay cell is adopted for time resolution improvement. Furthermore, the DLL is applied to improve the stability of the multiphase clock frequency. The test chip is designed and fabricated in a Taiwan Semiconductor Manufacturing Company 0.35-<inline-formula><tex-math notation="LaTeX">$\mu\text{m}$</tex-math></inline-formula> CMOS process. With an input reference clock of 40 MHz, the total 15-bit three-level TDC can realize a 3-<inline-formula><tex-math notation="LaTeX">$\mu\text{s}$</tex-math></inline-formula> maximum range and a 476-ps resolution. The differential nonlinearity is less than ±0.65 LSB, and the integral nonlinearity is within −1.35 LSB to +1.4 LSB.

[1]  Kazusuke Maenaka,et al.  Energy-efficient, 0.1 nJ/conversion temperature sensor with time-to-digital converter and 1 °C accuracy in −6 to 64 °C range , 2013, 2013 IEEE SENSORS.

[2]  Samuel Palermo,et al.  A 15b, Sub-10ps resolution, low dead time, wide range two-stage TDC , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).

[3]  A. Tosi,et al.  CMOS single photon sensor with in-pixel TDC for Time-of-Flight applications , 2013, 2013 IEEE Nordic-Mediterranean Workshop on Time-to-Digital Converters (NoMe TDC).

[4]  R. Kluit,et al.  GOSSIPO-4: Evaluation of a Novel PLL-Based TDC-Technique for the Readout of GridPix-Detectors , 2014, IEEE Transactions on Nuclear Science.

[5]  Mohamed Abdel-Moneum,et al.  A novel 10-Bit high-throughput two-stage TDC with reduced power and improved linearity , 2013, 2013 4th Annual International Conference on Energy Aware Computing Systems and Applications (ICEAC).

[6]  Chia-Yu Yao,et al.  The Soft-Injection-Locked Ring Oscillator and Its Application in a Vernier-Based TDC , 2014, IEEE Transactions on Instrumentation and Measurement.

[7]  Davide Portaluppi,et al.  Eight-Channel 21 ps Precision $10~\mu \text{s}$ Range Time-to-Digital Converter Module , 2016, IEEE Transactions on Instrumentation and Measurement.

[8]  Mark Vesterbacka,et al.  A Vernier Time-to-Digital Converter With Delay Latch Chain Architecture , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Kenneth L. Shepard,et al.  A 100 fps, Time-Correlated Single-Photon-Counting-Based Fluorescence-Lifetime Imager in 130 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[10]  Imane Malass,et al.  10-ps Resolution hybrid time to digital converter in a 0.18 μm CMOS technology , 2014, 2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS).

[11]  SeongHwan Cho,et al.  A Hybrid-Domain Two-Step Time-to-Digital Converter Using a Switch-Based Time-to-Voltage Converter and SAR ADC , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Hen-Wai Tsao,et al.  A high-precision time-to-digital converter using a two-level conversion scheme , 2003, 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515).