Stratus: Free design of highly parametrized VLSI modules interoperable with commercial tools
暂无分享,去创建一个
[1] A. Greiner,et al. Designing portable module generators using the Alliance CAD system , 1994, Proceedings of 26th Southeastern Symposium on System Theory.
[2] Reto Zimmermann. Computer Arithmetic: Principles, Architectures, and VLSI Design , 1999 .
[3] H. Mehrez,et al. Generic techniques and CAD tools for automated generation of FPGA layout , 2008, 2008 Ph.D. Research in Microelectronics and Electronics.
[4] Habib Mehrez,et al. Automatic Allocation of Redundant Operators in Arithmetic Data path Optimization , 2008 .
[5] Christophe Alexandre,et al. TSUNAMI: an integrated timing-driven place and route research platform , 2005, Design, Automation and Test in Europe.
[6] Jean-Michel Muller,et al. Elementary Functions: Algorithms and Implementation , 1997 .
[7] Reto Zimmermann. Datapath Synthesis for Standard-Cell Design , 2009, 2009 19th IEEE Symposium on Computer Arithmetic.
[8] Habib Mehrez,et al. A family of redundant multipliers dedicated to fast computation for signal processing , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).
[9] H. Mehrez,et al. A Generic ASIC Architecture for Real Time Time-Frequency Analysis of Non-stationary Large Bandwidth Signals , 2007, 2007 IEEE Instrumentation & Measurement Technology Conference IMTC 2007.
[10] H. Mehrez,et al. Stratus: A procedural circuit description language based upon Python , 2007, 2007 Internatonal Conference on Microelectronics.