Power Management Using Test-Pattern Ordering for Wafer-Level Test During Burn-In

Wafer-level test during burn-in (WLTBI) is a promising technique to reduce test and burn-in costs in semiconductor manufacturing. However, scan-based testing leads to significant power variations in a die during test-pattern application. This variation adversely affects the accuracy of predictions of junction temperatures and the time required for burn-in. We present a test-pattern ordering technique for WLTBI, where the objective is to minimize the variation in power consumption during test application. The test-pattern ordering problem for WLTBI is formulated and solved optimally using integer linear programming. Efficient heuristic methods are also presented to easily solve the pattern-ordering problem for large circuits. Simulation results are presented for the ISCAS'89 and the IWLS'05 benchmark circuits, and the proposed ordering technique is compared with two baseline methods that carry out pattern ordering to minimize peak power and average power, respectively. A third baseline method that randomly orders test patterns is also used to evaluate the proposed methods.

[1]  Serge N. Demidenko,et al.  Reducing burn-in time through high-voltage stress test and Weibull statistical analysis , 2006, IEEE Design & Test of Computers.

[2]  Peter C. Maxwell.  Wafer-package test mix for optimal defect detection and test time savings , 2003, IEEE Design & Test of Computers.

[3]  José Monteiro,et al.  Exploiting Don't Car es in Test Patterns to Reduce Power During BIST , 1998 .

[4]  Krishnendu Chakrabarty,et al.  Power Management for Wafer-Level Test During Burn-In , 2008, 2008 17th Asian Test Symposium.

[5]  D. Banks,et al.  Assembly and Packaging , 2006 .

[6]  David S. Johnson,et al.  Computers and In stractability: A Guide to the Theory of NP-Completeness. W. H Freeman, San Fran , 1979 .

[7]  Atul K. Jain,et al.  Minimizing power consumption in scan testing: pattern generation and DFT techniques , 2004 .

[8]  Adit D. Singh,et al.  Screening for known good die (KGD) based on defect clustering: an experimental study , 1997, Proceedings International Test Conference 1997.

[9]  P. Tadayon.  Thermal Challenges During Microprocessor Testing 1 Thermal Challenges During Microprocessor Testing , 2000 .

[10]  P. Kh. Latypov,et al.  Energy Saving Testing of Circuits , 2001 .

[11]  Phil Nigh.  Scan-based testing: the only practical solution for testing ASIC/consumer products , 2002, Proceedings. International Test Conference.

[12]  L. Whetsel,et al.  An analysis of power reduction techniques in scan testing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[13]  Patrick Girard,et al.  A test vector ordering technique for switching activity reduction during test operation , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[14]  Kouichi Kanda,et al.  Design impact of positive temperature dependence of drain current in sub 1 V CMOS VLSIs , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[15]  Kouichi Kanda,et al.  Design impact of positive temperature dependence of drain current in sub 1 V CMOS VLSIs , 1999 .

[16]  Nur A. Touba,et al.  Static compaction techniques to control scan vector power dissipation , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[17]  Sandeep K. Gupta,et al.  An automatic test pattern generator for minimizing switching activity during scan testing activity , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Bashir M. Al-Hashimi,et al.  Power profile manipulation: a new approach for reducing test application time under power constraints , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Patrick Girard,et al.  Efficient scan chain design for power minimization during scan testing under routing constraint , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[20]  Krishnendu Chakrabarty,et al.  Cycle-Accurate Test Power Modeling and its Application to SoC Test Scheduling , 2006, 2006 IEEE International Test Conference.

[21]  Theo J. Powell,et al.  Delta Iddq for testing reliability , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[22]  J. Forster,et al.  Junction Temperature During Burn-in: How Variable is It and How Can We Control It? , 2007, Twenty-Third Annual IEEE Semiconductor Thermal Measurement and Management Symposium.

[23]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[24]  Irith Pomeranz,et al.  Enhancing Delay Fault Coverage through Low Power Segmented Scan , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[25]  Nur A. Touba,et al.  Joint minimization of power and area in scan testing by scan cell reordering , 2003, IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings..

[26]  Serge Pravossoudovitch,et al.  Reducing power consumption during test application by test vector ordering , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[27]  O. Semenov,et al.  Thermal runaway avoidance during burn-in , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[28]  Dirk P. Kroese,et al.  The Cross-Entropy Method: A Unified Approach to Combinatorial Optimization, Monte-Carlo Simulation and Machine Learning , 2004 .

[29]  Kozo Kinoshita,et al.  On low-capture-power test generation for scan testing , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[30]  A. Benso,et al.  ATPG for Dynamic Burn-In Test in Full-Scan Circuits , 2006, 2006 15th Asian Test Symposium.

[31]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[32]  Dirk P. Kroese,et al.  The Cross Entropy Method: A Unified Approach To Combinatorial Optimization, Monte-carlo Simulation (Information Science and Statistics) , 2004 .

[33]  Irith Pomeranz,et al.  Techniques for minimizing power dissipation in scan and combinational circuits during test application , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[34]  George L. Vairaktarakis,et al.  On Gilmore-Gomory's open question for the bottleneck TSP , 2003, Oper. Res. Lett..

[35]  Li Yan,et al.  Environmental-Stress-Screening and Burn-In , 1997 .

[36]  칸드로스이고르와이.,et al.  Wafer-level burn-in and test , 1997 .

[37]  Hans-Joachim Wunderlich,et al.  Scan Test Planning for Power Reduction , 2007, 2007 44th ACM/IEEE Design Automation Conference.