On evaluating temperature as observable for CMOS technology variability

The temperature at surface of a silicon die depends on the activity of the circuits placed on it. In this paper, it is analyzed how Process, Voltage and Temperature (PVT) variations affect simultaneously some figures of merit (FoM) of some digital and analog circuits and the power dissipated by such circuits. It is shown that in some cases, a strong correlation exists between the variation of the circuit FoM and the variation of the dissipated power. Since local temperature increase at the silicon surface close to the circuit linearly depends on dissipated power, the results show that temperature can be considered as an observable magnitude for CMOS technology variability monitoring.

[1]  Kaushik Roy,et al.  A process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Alberto Valdes-Garcia,et al.  A Broadband CMOS Amplitude Detector for On-Chip RF Measurements , 2008, IEEE Transactions on Instrumentation and Measurement.

[3]  J. C. Jaeger,et al.  Conduction of Heat in Solids , 1952 .

[4]  N. Azizi,et al.  Compensation for within-die variations in dynamic logic by using body-bias , 2005, The 3rd International IEEE-NEWCAS Conference, 2005..

[5]  M.B. Ketchen,et al.  Ring oscillators for CMOS process tuning and variability control , 2006, IEEE Transactions on Semiconductor Manufacturing.

[6]  V. d'Alessandro,et al.  Extraction and modeling of self-heating and mutual thermal coupling impedance of bipolar transistors , 2004, IEEE Journal of Solid-State Circuits.

[7]  R. Harjani,et al.  A high-efficiency CMOS +22-dBm linear power amplifier , 2005, IEEE Journal of Solid-State Circuits.

[8]  D. Blackburn.  Temperature measurements of semiconductor devices - a review , 2004, Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545).

[9]  E. Aldrete-Vidrio,et al.  Frequency characterization of a 2.4 GHz CMOS LNA by thermal measurements , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[10]  Antonio Rubio,et al.  Thermal coupling in integrated circuits: application to thermal testing , 2001, IEEE J. Solid State Circuits.

[11]  E. Beigne,et al.  An innovative timing slack monitor for variation tolerant circuits , 2009, 2009 IEEE International Conference on IC Design and Technology.