Introducing redundant computations in RTL data paths for reducing BIST resources

The need for considering BIST requirements during the scheduling and assignment stages of behavioral synthesis has been demonstrated in previous research and techniques for reducing BIST resources of a data path during these stages of synthesis have been developed. However, the degree of freedom that can be exploited during scheduling and assignment to minimize these resources is often limited by the data and control dependencies of a behavior. In this paper, we propose transformation of a behavior before scheduling and assignment, namely introducing redundant computations such that the resulting data path is testable using few BIST resources. The transformation makes use of spare capacity of modules to add redundancy that enables test paths to be shared among the modules. A technique for identifying potential BIST resource sharing problems in a behavior and resolving them by redundant computations is presented. Introduiction of redundant computations is performed without compromising the latency and functional resource requirement of the behavior.

[1]  Ramesh Karri,et al.  Transformation-based high-level synthesis of fault-tolerant ASICs , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[2]  Magdy Abadir,et al.  A Knowledge-Based System for Designing Testable VLSI Chips , 1985, IEEE Design & Test of Computers.

[3]  Christos A. Papachristou,et al.  An improved method for RTL synthesis with testability tradeoffs , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[4]  Miodrag Potkonjak,et al.  Optimizing power using transformations , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[6]  Edward J. McCluskey,et al.  A Synthesis-for-Test Design System , 1994 .

[7]  Miodrag Potkonjak,et al.  High level synthesis for reconfigurable datapath structures , 1993, ICCAD.

[8]  Miodrag Potkonjak,et al.  Transforming behavioral specifications to facilitate synthesis of testable designs , 1994, Proceedings., International Test Conference.

[9]  Andrzej Krasniewski CAN REDUNDANCY ENHANCE TESTABILITY? , 1991, 1991, Proceedings. International Test Conference.

[10]  Melvin A. Breuer,et al.  Estimation of BIST Resources During High-Level Synthesis , 1998, J. Electron. Test..

[11]  Haidar Harmanani,et al.  An improved method for RTL synthesis with testability tradeoffs , 1993, ICCAD.

[12]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[13]  Fang,et al.  Stereodivergent Synthesis of 2,3-Disubstituted 1,4-Dicarbonyls , 2018, Synfacts.

[14]  Melvin A. Breuer,et al.  Scheduling and module assignment for reducing BIST resources , 1998, Proceedings Design, Automation and Test in Europe.

[15]  Román Hermida,et al.  Register estimation in unscheduled dataflow graphs , 1996, TODE.

[16]  Melvin A. Breuer,et al.  Allocation Techniques for Reducing BIST Area Overhead of Data Paths , 1998, J. Electron. Test..

[17]  Miodrag Potkonjak,et al.  Optimizing resource utilization using transformations , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[18]  Miodrag Potkonjak,et al.  High level synthesis for reconfigurable datapath structures , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[19]  Haidar Harmanani,et al.  A data path synthesis method for self-testable designs , 1991, 28th ACM/IEEE Design Automation Conference.

[20]  LaNae J. Avra,et al.  ALLOCATION AND ASSIGNMENT IN HIGH-LEVEL SYNTHESIS FOR SELF-TESTABLE DATA PATHS , 1991, 1991, Proceedings. International Test Conference.