Minplex - A Compactor that Minimizes the Bounding Rectangle and Individual Rectangles in a Layout
暂无分享,去创建一个
[1] John A. Newkirk,et al. A Target Language for Silicon Compilers , 1982, COMPCON.
[2] Werner L. Schiele. Improved Compaction by Minimized Length of Wires , 1983, 20th Design Automation Conference Proceedings.
[3] M. Y. Hsueh,et al. Symbolic layout and compaction of integrated circuits , 1980 .
[4] Wayne Wolf,et al. Two-dimensional compaction strategies , 1984 .
[5] Neil Weste. Virtual grid symbolic layout , 1981, DAC '81.
[6] Alfred E. Dunlop. SLIP: symbolic layout of integrated circuits with compaction , 1978 .
[7] Hiroyuki Watanabe,et al. Optimization Techniques for IC Layout and Compaction , 1982 .