Comparative Analysis of Ultra-Low Voltage Flip-Flops for Energy Efficiency

The wide use of voltage scaling along with pipelining makes flip-flops particularly important at ultra-low voltages. In this paper, the impact of voltage scaling on the performance of flip-flops is analyzed. Four representative flip-flops are compared at ultra-low voltages, for delay, energy and energy-delay-product (EDP). With decreasing supply voltage, a pulse-triggered flip-flop and a sense-amplifier based flip-flop produce smaller increase in setup time, compared with a master-slaver flip-flop. For energy efficient operation at ultra-low voltages, a transmission-gate based master-slave flip-flop achieves the smallest EDP at low switching activities, while a pulse-triggered flip-flop becomes more energy efficient at high switching activities.

[1]  Kenneth C. Yeager,et al.  200-MHz superscalar RISC microprocessor , 1996, IEEE J. Solid State Circuits.

[2]  Mohamed A. Elgamel,et al.  Noise Metrics in Flip-Flop Designs , 2005, IEICE Trans. Inf. Syst..

[3]  Kaushik Roy,et al.  Computing with subthreshold leakage: device/circuit/architecture co-design for ultralow-power subthreshold operation , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Richard T. Witek,et al.  A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[5]  David Blaauw,et al.  Theoretical and practical limits of dynamic voltage scaling , 2004, Proceedings. 41st Design Automation Conference, 2004..

[6]  F. Weber,et al.  Flow-through latch and edge-triggered flip-flop hybrid elements , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[7]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[8]  Hector Sanchez,et al.  A 2.2 W, 80 MHz superscalar RISC microprocessor , 1994 .

[9]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[10]  Narayanan Vijaykrishnan,et al.  Characterizing dynamic and leakage power behavior in flip-flops , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[11]  Krste Asanovic,et al.  Activity-Sensitive Flip-Flop and Latch Selection for Reduced Energy , 2007, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Dimitrios Velenis,et al.  Effects of parameter variations on timing characteristics of clocked registers , 2005, 2005 IEEE International Conference on Electro Information Technology.