Hardware/software co-reliability of configurable digital systems

This paper investigates the co-effect of hardware and software on the reliability as measured by quality level (or defect level) of configurable multichip module (CMCM) systems. Hardware architecture of CMCM can be configured to accommodate target application design. An application, as provided in a form of software, is partitioned and mapped on the provided configurable hardware. Granularity of an application can be used as a criteria of partitioning and mapping, and can determine the utilization pattern of hardware resources. The utilization pattern of CMCM determines the configuration strategy of available hardware resources based on the application's granularity. Different utilization patterns of an application design on CMCM may result in various impacts on escape tolerance (i.e. the probability to avoid inclusion of hardware resources in the configuration that escaped from testing). A quality level model of CMCM is proposed to capture and trace the co-effect of hardware and software, referred to as co-reliability, with respect to escape-tolerance. Various configuration strategies are proposed and evaluated against various criterion granularity and utilization distributions based on the proposed models and evaluation techniques. Extensive analytical and parametric simulation results are shown.

[1]  Vijayshri Maheshwari,et al.  Design of FPGAs with Area I/O for Field Programmable MCM , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[2]  Thomas A. Wassick,et al.  Open repair technologies for MCM-D , 1995 .

[3]  R. Terrill.  A novel 2-sided multi-chip-module used to create a 50,000 gate programmable logic device , 1995, Proceedings of 1995 IEEE Multi-Chip Module Conference (MCMC-95).

[4]  Shambhu J. Upadhyaya,et al.  Utilizing spares in multichip modules for the dual function of fault coverage and fault diagnosis , 1995, Proceedings of International Workshop on Defect and Fault Tolerance in VLSI.

[5]  Dennis McCarty.  System development using Actel field programmable gate arrays , 1990, Digest of Papers Compcon Spring '90. Thirty-Fifth IEEE Computer Society International Conference on Intellectual Leverage.

[6]  B. Kleveland,et al.  Peripheral circuit design for field programmable MCM systems , 1992, Proceedings 1992 IEEE Multi-Chip Module Conference MCMC-92.

[7]  Donatella Sciuto,et al.  Online fault detection in a hardware/software co-design environment: system partitioning , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[8]  J. Darnauer,et al.  A field programmable multi-chip module (FPMCM) , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[9]  Fabrizio Lombardi,et al.  Quality-effective repair of multichip module systems , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[10]  Richard J. Carter,et al.  An FPGA for multi-chip reconfigurable logic , 1996, Proceedings of Custom Integrated Circuits Conference.

[11]  Thorsten Schäfer,et al.  Testing and evaluating the quality-level of stratified multichip module instrumentation , 2000, IMTC 2000.

[12]  R.R. Johnson.  Multichip modules: next-generation packages , 1990, IEEE Spectrum.

[13]  Fabrizio Lombardi,et al.  Testing and evaluating the quality-level of stratified multichip module instrumentation , 2001, IEEE Trans. Instrum. Meas..

[14]  Dirk Stroobandt,et al.  The interpretation and application of Rent's rule , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Fabrizio Lombardi,et al.  Modeling quality reduction of multichip module systems due to uneven fault-coverage and imperfect diagnosis , 1996, Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[16]  F. Lombardi,et al.  Quality enhancement of reconfigurable multichip module systems by redundant utilization , 2001, IMTC 2001. Proceedings of the 18th IEEE Instrumentation and Measurement Technology Conference. Rediscovering Measurement in the Age of Informatics (Cat. No.01CH 37188).

[17]  J. Darnauer,et al.  Tradeoffs in chip and substrate complexity and cost for field programmable multichip modules , 1996, 1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon.

[18]  Tsuyoshi Isshiki,et al.  A silicon-on-silicon field programmable multichip module (FPMCM) integrating FPGA and MCM technologies , 1995 .

[19]  Naveed A. Sherwani,et al.  Programmable multichip modules , 1993, IEEE Micro.

[20]  Glenn H. Chapman,et al.  Defect and Fault Tolerance in VLSI Systems , 2003 .

[21]  Minsu Choi,et al.  Quality enhancement of reconfigurable multichip module systems by redundancy utilization , 2002, IEEE Trans. Instrum. Meas..