Analysis of the triggering behavior of low voltage BCD single and multi-finger gc-NMOS ESD protection devices

Triggering uniformity and scaling behavior under TLP stress is investigated in single and multi-finger 0.35 mum BCD6 gc-NMOS ESD protection devices. Current flow distribution within a single-finger and over different fingers is analyzed by transient interferometric mapping technique. The steps in IV characteristics are attributed to the particular triggering pattern of fingers. The experiments are validated by TCAD device simulations.

[1]  V. Dubec,et al.  Thermal distribution during destructive pulses in ESD protection devices using a single-shot, two-dimensional interferometric method , 2002, Digest. International Electron Devices Meeting,.

[2]  M. Tack,et al.  Dynamics of integrated vertical DMOS transistors under 100-ns TLP stress , 2005, IEEE Transactions on Electron Devices.

[3]  Sergey Bychikhin,et al.  Thermally-driven motion of current filaments in ESD protection devices , 2005 .

[4]  Sergey Bychikhin,et al.  Multiple-time-instant 2D thermal mapping during a single ESD event , 2004, Microelectron. Reliab..

[5]  Wolfgang Wilkening,et al.  Pulsed thermal characterization of a reverse biased pn-junction for ESD HBM simulation , 1996 .

[6]  M. Blaho,et al.  Internal behavior of BCD ESD protection devices under TLP and very-fast TLP stress , 2004, IEEE Transactions on Device and Materials Reliability.

[7]  V. Dubec,et al.  Thermal distribution during destructive pulses in ESD protection devices using a single-shot two-dimensional interferometric method , 2003 .

[8]  C. Duvvury,et al.  Achieving uniform nMOS device power distribution for sub-micron ESD reliability , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[9]  Dionyz Pogany,et al.  Thermal and free carrier concentration mapping during ESD event in smart Power ESD protection devices using an improved laser interferometric technique , 2000 .

[10]  G. Groos,et al.  A new numerical and experimental analysis tool for ESD devices by means of the transient interferometric technique , 2005, IEEE Electron Device Letters.

[11]  H. Wolf,et al.  Risetime effects of HBM and square pulses on the failure thresholds of GGNMOS transistors , 1996, Proceedings of the 7th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis.

[12]  X. Guggenmos,et al.  Risetime effects of HBM and square pulses on the failure thresholds of GGNMOS transistors , 1996 .

[13]  V. Dubec,et al.  Single-shot thermal energy mapping of semiconductor devices with the nanosecond resolution using holographic interferometry , 2002, IEEE Electron Device Letters.

[14]  V. Dubec,et al.  Moving current filaments in integrated DMOS transistors under short-duration current stress , 2004, IEEE Transactions on Electron Devices.

[15]  Dionyz Pogany,et al.  Simulation and experimental study of temperature distribution during ESD stress in smart-power technology ESD protection structures , 2000, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059).

[16]  Dionyz Pogany,et al.  Device Simulation and Backside Laser Interferometry--Powerful Tools for ESD Protection Development , 2002, Microelectron. Reliab..

[17]  Sergey Bychikhin,et al.  Quantitative internal thermal energy mapping of semiconductor devices under short current stress using backside laser interferometry , 2002 .

[18]  E. A. Amerasekera,et al.  ESD in silicon integrated circuits , 1995 .

[19]  Guido Groeseneken,et al.  Non-uniform triggering of gg-nMOSt investigated by combined emission microscopy and transmission line pulsing , 1999 .

[20]  V. Dubec,et al.  Error analysis in phase extraction in a 2D holographic imaging of semiconductor devices , 2004, IS&T/SPIE Electronic Imaging.

[21]  Gaudenzio Meneghesso,et al.  ESD protection structures for BCD5 smart power technologies , 2001, Microelectron. Reliab..

[22]  H. Gossner,et al.  Influence of Layout Parameters on Triggering Behavior in 0.35um and 0.18um Process gg-nMOS ESD Protection Devices , 2001, 31st European Solid-State Device Research Conference.

[23]  Sergey Bychikhin,et al.  Automated setup for thermal imaging and electrical degradation study of power DMOS devices , 2005, Microelectron. Reliab..

[24]  Dionyz Pogany,et al.  Study of triggering inhomogeneities in gg-nMOS ESD protection devices via thermal mapping using backside laser interferometry , 2000 .

[25]  Sergey Bychikhin,et al.  Extraction of spatio-temporal distribution of power dissipation in semiconductor devices using nanosecond interferometric mapping technique , 2002 .

[26]  M. Stecher,et al.  Wide range control of the sustaining voltage of ESD protection elements realized in a smart power technology , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[27]  Sergey Bychikhin,et al.  Effect of pulse risetime on trigger homogeneity in single finger grounded gate nMOSFET electrostatic discharge protection devices , 2001, Microelectron. Reliab..