This paper presents a static scheduling heuristic called bestimaginary-level (BIL) scheduling for heterogeneous processors. The input graph is an acyclic precedence graph, where a node has different execution times on different processors. The static level of a node, or BIL, incorporates the effect of interprocessor communication (IPC) overhead and processor heterogeneity. The proposed scheduling technique is proven to produce the optimal scheduling result if the topology of the input task graph is linear. The performance of the BIL scheduling is compared with an existing technique called the general dynamic level (GDL) scheduling with various classes of randomly generated input graphs, resulting in about 20% performance improvement.
[1]
Edward G. Coffman,et al.
Computer and job-shop scheduling theory
,
1976
.
[2]
Vivek Sarkar,et al.
Partitioning and Scheduling Parallel Programs for Multiprocessing
,
1989
.
[3]
Jan Karel Lenstra,et al.
Complexity of Scheduling under Precedence Constraints
,
1978,
Oper. Res..
[4]
K. Mani Chandy,et al.
A comparison of list schedules for parallel processing systems
,
1974,
Commun. ACM.
[5]
Edward A. Lee,et al.
A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures
,
1993,
IEEE Trans. Parallel Distributed Syst..