论文信息 - Efficient design and analysis of secure CMOS logic through logic encryption - 字舞流文

Efficient design and analysis of secure CMOS logic through logic encryption

S. Veeramachaneni | S. Noor Mahammad | R. Kannan | Saravana Balaji B | Sai Srinivas Chandra