A low-power cache with successive tag comparison algorithm
暂无分享,去创建一个
Tae Chan Kim | Bong Young Chung | Chulwoo Kim | Soo-Won Kim | T. C. Kim | S. Kim | Chulwoo Kim | B. Chung
[1] Thomas J. LeBlanc,et al. Adjustable block size coherent caches , 1992, ISCA '92.
[2] Katsuhiko Shirasawa. Mass production technology for multicrystalline Si solar cells , 2001 .
[3] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[4] Mark D. Hill,et al. A case for direct-mapped caches , 1988, Computer.
[5] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .
[6] Anantha P. Chandrakasan,et al. Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.
[7] Koichiro Ishibashi,et al. A 1-V, 100-MHz, 10-mW cache using a separated bit-line memory hierarchy architecture and domino tag comparators , 1996 .
[8] Uming Ko,et al. Energy optimization of multilevel cache architectures for RISC and CISC processors , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[9] Gary S. Tyson,et al. A study of single-chip processor/cache organizations for large numbers of transistors , 1994, ISCA '94.
[10] Qing Yang,et al. Minimizing Area Cost of On-Chip Cache Memories by Caching Address Tags , 1997, IEEE Trans. Computers.
[11] Norman P. Jouppi,et al. Tradeoffs in two-level on-chip caching , 1994, ISCA '94.
[12] Jeong In Han,et al. Flexible metal–insulator–metal (MIM) devices for plastic film AM-LCD , 2002 .