Exact and heuristic approaches to input vector control for leakage power reduction

We present two approaches to leakage power minimization in static CMOS circuits by means of input vector control (IVC). We model leakage effects using pseudo-Boolean functions. These are incorporated into an optimal integer linear programming model called VG-ILP that analyzes leakage variation with respect to a circuit's input vectors. A heuristic mixed-integer linear programming (MLP) method is also presented which has several advantages: it is faster, its accuracy can be quickly estimated, and trade-offs between runtime and optimality can easily be made. The proposed methods are used to generate a large set of experimental results on leakage reduction. It is shown that average leakage currents are usually 1.25 times the minimum, confirming the effectiveness of IVC. The heuristic MLP approach is much faster than exact ILP, while finding input vectors whose power consumption is only a few percent from the optimum.

[1]  Srinath R. Naidu,et al.  Minimizing stand-by leakage power in static CMOS circuits , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[2]  Mark C. Johnson,et al.  Leakage control with efficient use of transistor stacks in single threshold CMOS , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Farzan Fallah,et al.  Runtime mechanisms for leakage current reduction in CMOS VLSI circuits , 2002, Proceedings of the International Symposium on Low Power Electronics and Design.

[4]  Tsutomu Sasao,et al.  Logic Synthesis and Optimization , 1997 .

[5]  Vivek De,et al.  A new technique for standby leakage reduction in high-performance circuits , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[6]  John P. Hayes,et al.  CLIP: integer-programming-based optimal layout synthesis of 2D CMOS cells , 2000, TODE.

[7]  Mark C. Johnson,et al.  Models and algorithms for bounds on leakage in CMOS circuits , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Mark C. Johnson,et al.  Leakage control with efficient use of transistor stacks in single threshold CMOS , 1999, DAC '99.

[9]  Satoshi Shigematsu,et al.  A 1-V high-speed MTCMOS circuit scheme for power-down applications , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[10]  Satoshi Shigematsu,et al.  A 1-V high-speed MTCMOS circuit scheme for power-down application circuits , 1997, IEEE J. Solid State Circuits.

[11]  R. Rao,et al.  A Heuristic to Determine Low Leakage Sleep State Vectors for CMOS Combinational Circuits , 2003, ICCAD 2003.

[12]  Farid N. Najm,et al.  A gate-level leakage power reduction method for ultra-low-power CMOS circuits , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[13]  Endre Boros,et al.  Pseudo-Boolean optimization , 2002, Discret. Appl. Math..

[14]  T. Fujita,et al.  A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[15]  Narayanan Vijaykrishnan,et al.  Implications of technology scaling on leakage reduction techniques , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).