Extraction of Process Variation Parameters in FinFET Technology Based on Compact Modeling and Characterization

A parameter extraction methodology of statistical process variations in FinFET is presented in this paper. First, the main impacts of various variation sources are decomposed, with detailed discussion on the correlation between threshold voltage and subthreshold swing. Second, following the Fin-edge roughness (FER) and gate-edge roughness (GER) compact models, the physical parameters, autocorrelation length and amplitude of root mean square of FER and GER, are extracted based on our proposed extraction procedure. Given a set of <inline-formula> <tex-math notation="LaTeX">${I}$ </tex-math></inline-formula>–<inline-formula> <tex-math notation="LaTeX">${V}$ </tex-math></inline-formula> (whether from TCAD or measured silicon data), this method can simply extract the process variation parameters from several experimental sets, such as experiments under different device geometries and/or bias conditions. With the extracted parameters integrated into compact models, the figure of merits of simulation program with integrated circuit emphasis results are well consistent with experimental measurements. The proposed methodology is not only helpful for model-based design-technology co-optimization, but also helpful for variation-aware circuit design.

[1]  K. Endo,et al.  Decomposition of On-Current Variability of nMOS FinFETs for Prediction Beyond 20 nm , 2012, IEEE Transactions on Electron Devices.

[2]  K. Banerjee,et al.  Statistical modeling of metal-gate Work-Function Variability in emerging device technologies and implications for circuit design , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[3]  Asen Asenov,et al.  Problems With the Continuous Doping TCAD Simulations of Decananometer CMOS Transistors , 2014, IEEE Transactions on Electron Devices.

[4]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[5]  村上 省三,et al.  Technical manual : 日本語版 , 1985 .

[6]  Ru Huang,et al.  Investigation on Variability in Metal-Gate Si Nanowire MOSFETs: Analysis of Variation Sources and Experimental Characterization , 2011, IEEE Transactions on Electron Devices.

[7]  Asen Asenov,et al.  FinFET Centric Variability-Aware Compact Model Extraction and Generation Technology Supporting DTCO , 2015, IEEE Transactions on Electron Devices.

[8]  Ru Huang,et al.  Investigations on Line-Edge Roughness (LER) and Line-Width Roughness (LWR) in Nanoscale CMOS Technology: Part II–Experimental Results and Impacts on Device Variability , 2013, IEEE Transactions on Electron Devices.

[9]  U. Ganguly,et al.  An Analytical Model to Estimate ${V}_{T}$ Distribution of Partially Correlated Fin Edges in FinFETs Due to Fin-Edge Roughness , 2017, IEEE Transactions on Electron Devices.

[10]  Ru Huang,et al.  Predictive compact modeling of random variations in FinFET technology for 16/14nm node and beyond , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[11]  M. D. Giles,et al.  Process Technology Variation , 2011, IEEE Transactions on Electron Devices.

[12]  A. Asenov,et al.  Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness , 2003 .

[13]  Chi On Chui,et al.  Variability of Inversion-Mode and Junctionless FinFETs due to Line Edge Roughness , 2011, IEEE Electron Device Letters.

[14]  Andrew R. Brown,et al.  Statistical variability and reliability in nanoscale FinFETs , 2011, 2011 International Electron Devices Meeting.

[15]  Kazuhiko Endo,et al.  Grain-Orientation Induced Work Function Variation in Nanoscale Metal-Gate Transistors—Part I: Modeling, Analysis, and Experimental Validation , 2010, IEEE Transactions on Electron Devices.

[16]  Sani R. Nassif,et al.  Variability Aware Simulation Based Design- Technology Cooptimization (DTCO) Flow in 14 nm FinFET/SRAM Cooptimization , 2015, IEEE Transactions on Electron Devices.

[17]  Ru Huang,et al.  A Device-Level Characterization Approach to Quantify the Impacts of Different Random Variation Sources in FinFET Technology , 2016, IEEE Electron Device Letters.

[18]  E.. Baravelli,et al.  Impact of Line-Edge Roughness on FinFET Matching Performance , 2007, IEEE Transactions on Electron Devices.

[19]  Kaustav Banerjee,et al.  Statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design , 2008, ICCAD 2008.