Loop Parallelism Maximization for Multimedia Data Processing in Mobile Vehicular Clouds

Mobile vehicular cloud has become popular with the rapid development of cloud computing and mobile computing. Nested loops are usually the most critical part in multimedia and high performance Digital Signal Processing (DSP) systems which are widely used in vehicular applications and systems. In order to further explore the parallelism in nested loops, we study how to maximize the system performance with considering the energy reduction for applications on Chip Multiprocessor (CMP) architectures. We propose an algorithm Energy-Aware Loop Parallelism Maximization (EALPM) to maximize the system performance with the consideration of energy reduction for applications with multidimensional nested loops. Our experiment shows that using the EALPM algorithm significantly improves both performance and energy consumption on average in comparision to other algorithms.

[1]  Jean-Francois Collard,et al.  Automatic parallelization ofwhile-loops using speculative execution , 1995, International Journal of Parallel Programming.

[2]  Mario Gerla,et al.  Vehicular Cloud Computing , 2012, 2012 The 11th Annual Mediterranean Ad Hoc Networking Workshop (Med-Hoc-Net).

[3]  John M. Cohn,et al.  Managing power and performance for System-on-Chip designs using Voltage Islands , 2002, ICCAD 2002.

[4]  Meikang Qiu,et al.  Loop Distribution and Fusion with Timing and Code Size Optimization for Embedded DSPs , 2005, EUC.

[5]  D. Chen,et al.  Task scheduling and voltage selection for energy minimization , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[6]  Guang R. Gao,et al.  Software-Pipelining on Multi-Core Architectures , 2007, 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007).

[7]  Meikang Qiu,et al.  Energy-Aware Loop Parallelism Maximization for Multi-core DSP Architectures , 2010, 2010 IEEE/ACM Int'l Conference on Green Computing and Communications & Int'l Conference on Cyber, Physical and Social Computing.

[8]  Chien-Min Wang,et al.  Compiler techniques to extract parallelism within a nested loop , 1991, [1991] Proceedings The Fifteenth Annual International Computer Software & Applications Conference.

[9]  Lawrence Rauchwerger,et al.  Parallelizing while loops for multiprocessor systems , 1995, Proceedings of 9th International Parallel Processing Symposium.

[10]  Constantine D. Polychronopoulos,et al.  Advanced Loop Optimizations for Parallel Computers , 1988, ICS.

[11]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[12]  Sandhya Dwarkadas,et al.  Dynamic frequency and voltage control for a multiple clock domain microarchitecture , 2002, 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings..

[13]  Mahmut T. Kandemir,et al.  Compiler Support for Voltage Islands , 2006, 2006 IEEE International SOC Conference.

[14]  Zhi Chen,et al.  Data Allocation for Hybrid Memory With Genetic Algorithm , 2015, IEEE Transactions on Emerging Topics in Computing.

[15]  Mario Gerla,et al.  Vehicular cloud networking: architecture and design principles , 2014, IEEE Communications Magazine.

[16]  Meikang Qiu,et al.  Cost minimization while satisfying hard/soft timing constraints for heterogeneous embedded systems , 2009, TODE.

[17]  Wenyun Dai,et al.  RaHeC: A Mechanism of Resource Management for Heterogeneous Clouds , 2015, 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conference on Embedded Software and Systems.

[18]  Edwin Hsing-Mean Sha,et al.  Efficient variable partitioning and scheduling for DSP processors with multiple memory modules , 2004, IEEE Transactions on Signal Processing.

[19]  Xi Chen,et al.  RMORM: A framework of Multi-objective Optimization Resource Management in Clouds , 2013, 2013 IEEE Ninth World Congress on Services.

[20]  Radu Marculescu,et al.  Architecting voltage islands in core-based system-on-a-chip designs , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[21]  Meikang Qiu,et al.  Voltage Assignment with Guaranteed Probability Satisfying Timing Constraint for Real-time Multiproceesor DSP , 2007, J. VLSI Signal Process..

[22]  Xiaobo Sharon Hu,et al.  Energy-aware variable partitioning and instruction scheduling for multibank memory architectures , 2005, TODE.

[23]  Jih-Kwon Peir,et al.  Minimum Distance: A Method for Partitioning Recurrences for Multiprocessors , 1989, IEEE Trans. Computers.

[24]  Meikang Qiu,et al.  Cost Minimization for Heterogeneous Systems with Gaussian Distribution Execution Time , 2015, 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conference on Embedded Software and Systems.

[25]  Alexandru Turjan,et al.  An Integer Linear Programming Approach to Classify the Communication in Process Networks , 2004, SCOPES.

[26]  Henk Corporaal,et al.  Parallelization of while loops in nested loop programs for shared-memory multiprocessor systems , 2011, 2011 Design, Automation & Test in Europe.

[27]  Charles E. Leiserson,et al.  Retiming synchronous circuitry , 1988, Algorithmica.

[28]  Minyi Guo,et al.  Optimally Maximizing Iteration-Level Loop Parallelism , 2012, IEEE Transactions on Parallel and Distributed Systems.

[29]  Guang R. Gao,et al.  Code generation for single-dimension software pipelining of multi-dimensional loops , 2004, International Symposium on Code Generation and Optimization, 2004. CGO 2004..

[30]  Michael L. Scott,et al.  Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.

[31]  Mahmut T. Kandemir,et al.  Influence of compiler optimizations on system power , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[32]  Rong Yu,et al.  Toward cloud-based vehicular networks with efficient resource management , 2013, IEEE Network.

[33]  Meikang Qiu,et al.  Energy minimization with loop fusion and multi-functional-unit scheduling for multidimensional DSP , 2008, J. Parallel Distributed Comput..

[34]  Meikang Qiu,et al.  Privacy Protection for Preventing Data Over-Collection in Smart City , 2016, IEEE Transactions on Computers.