LUT-Lock: A Novel LUT-Based Logic Obfuscation for FPGA-Bitstream and ASIC-Hardware Protection

In this work, we propose LUT-Lock, a novel Look-Up-Table-based netlist obfuscation algorithm, for protecting the intellectual property that is mapped to an FPGA bitstream or an ASIC netlist. We, first, illustrate the effectiveness of several key features that make the LUT-based obfuscation more resilient against SAT attacks and then we embed the proposed key features into our proposed LUT-Lock algorithm. We illustrate that LUT-Lock maximizes the resiliency of the LUT-based obfuscation against SAT attacks by forcing a near exponential increase in the execution time of a SAT solver with respect to the number of obfuscated gates. Hence, by adopting LUT-Lock algorithm, SAT attack execution time could be made unreasonably long by increasing the number of utilized LUTs.

[1]  Jeyavijayan Rajendran,et al.  Security analysis of Anti-SAT , 2017, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).

[2]  Ankur Srivastava,et al.  Mitigating SAT Attack on Logic Locking , 2016, CHES.

[3]  G. Edward Suh,et al.  Physical Unclonable Functions for Device Authentication and Secret Key Generation , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[4]  Rajat Subhra Chakraborty,et al.  Hardware Trojan Insertion by Direct Modification of FPGA Configuration Bitstream , 2013, IEEE Design & Test.

[5]  R. Tourki,et al.  Implementation of CPA analysis against AES design on FPGA , 2012, 2012 International Conference on Communications and Information Technology (ICCIT).

[6]  Sarma B. K. Vrudhula,et al.  Digital IP protection using threshold voltage control , 2016, 2016 17th International Symposium on Quality Electronic Design (ISQED).

[7]  Jeyavijayan Rajendran,et al.  CamoPerturb: Secure IC camouflaging for minterm protection , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[8]  Jeyavijayan Rajendran,et al.  Security analysis of logic obfuscation , 2012, DAC Design Automation Conference 2012.

[9]  Siddharth Garg,et al.  Integrated Circuit (IC) Decamouflaging: Reverse Engineering Camouflaged ICs within Minutes , 2015, NDSS.

[10]  Houman Homayoun,et al.  Hybrid STT-CMOS designs for reverse-engineering prevention , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[11]  Meng Li,et al.  Provably secure camouflaging strategy for IC protection , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[12]  Jiliang Zhang,et al.  A Practical Logic Obfuscation Technique for Hardware Security , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Ali Jahanian,et al.  Security improvement of FPGA configuration file against the reverse engineering attack , 2016, 2016 13th International Iranian Society of Cryptology Conference on Information Security and Cryptology (ISCISC).

[14]  Ozgur Sinanoglu,et al.  SARLock: SAT attack resistant logic locking , 2016, 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[15]  Shaahin Hessabi,et al.  A Fault Tolerant Parallelism Approach for Implementing High-Throughput Pipelined Advanced Encryption Standard , 2016, J. Circuits Syst. Comput..

[16]  Mark Mohammad Tehranipoor,et al.  Robust bitstream protection in FPGA-based systems through low-overhead obfuscation , 2016, 2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig).

[17]  Sayak Ray,et al.  Evaluating the security of logic encryption algorithms , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[18]  Ronald P. Cocchi,et al.  Circuit camouflage integration for hardware IP protection , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[19]  Joseph Zambreno,et al.  Preventing IC Piracy Using Reconfigurable Logic Barriers , 2010, IEEE Design & Test of Computers.

[20]  Mark Mohammad Tehranipoor,et al.  Anti-counterfeit Techniques: From Design to Resign , 2013, 2013 14th International Workshop on Microprocessor Test and Verification.

[21]  Avesta Sasan,et al.  SRCLock: SAT-Resistant Cyclic Logic Locking for Protecting the Hardware , 2018, ACM Great Lakes Symposium on VLSI.

[22]  Ramesh Vaddi,et al.  Robust and energy efficient non-volatile reconfigurable logic circuits with hybrid CMOS-MTJs , 2016, 2016 3rd International Conference on Emerging Electronics (ICEE).