3D substrate modeling; from a first order electrical analysis, towards some possible signal fluctuations consideration, for radio frequency circuits

3D Si integration seems a right way to go and compete with [email protected]?s law (more than Moore versus more Moore). However, it is still a long way to go. In 2010, the question was: why 3D? Today, the questions are: when 3D? and how 3D? The 3D chip stacking is considered known to overcome conventional 2D-IC issues, using in-depth contacts or some trough silicon via for signal transmission. First of all, from any source, we calculate the staggered impedance. For this, our approach is, at least, twofold: a compact Green kernel, or transmission line model, over or into a multi-layered substrate, is derived by solving [email protected]?s equation analytically. The discrete cosine transform and its variations are used for rapid evaluation. Using this technique, the substrate coupling and loss in [email protected]?s can be analyzed. We implement our algorithm in MATLAB. Thus, it permits to extract impedances between any two embedded contacts, real or virtual; this is original, up to our knowledge. We investigate our models on both analytical and numerical methods, like finite elements-based simulations. This extended model enables one to extract substrate impedance and parasitic elements between any two points embedded into the substrate. They are fully compatible with SPICE-like solvers and should allow an investigation in depth of the impact of buried contacts on circuit performance. This work should be an opening for an in depth study on the transfer impedance method concept applied to tridimensional calculations of noise,

[1]  David J. Allstot,et al.  Fast parasitic extraction for substrate coupling in mixed-signal ICs , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[2]  A. van der Ziel,et al.  Noise in single injection diodes. I. A survey of methods , 1975 .

[3]  A. Toffoli,et al.  Enabling technologies for 3D chip stacking , 2008, 2008 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).

[4]  D. J. Allstot,et al.  Rapid simulation of substrate coupling effects in mixed-mode ICs , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[5]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[6]  Y. Chow,et al.  Simulated image method for Green's function of multilayer media , 1999 .

[7]  N. Ahmed,et al.  Discrete Cosine Transform , 1996 .

[8]  Srinath Hosur,et al.  Transform domain techniques for efficient extraction of substrate parasitics , 1997, ICCAD 1997.

[9]  C. Gontrand,et al.  Two-point correlations of diffusion noise sources of hot carriers in semiconductors , 1983 .

[10]  Hideo Utsuno,et al.  Transfer function method for measuring characteristic impedance and propagation constant of porous materials , 1989 .

[11]  Ali M. Niknejad,et al.  Numerically stable Green function for modeling and analysis of substrate coupling in integrated circuits , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  A. van der Ziel,et al.  Noise in single injection diodes. II. Applications , 1975 .