CMP3F: a high speed fault simulator for the Connection Machine

The authors present a high-speed fault simulator, called CMP3F, that performs parallel-pattern, parallel-fault simulation, implemented on the Connection Machine (CM). Unlike conventional parallel pattern or parallel fault simulators, CMP3F can dynamically choose the fault set size as well as the number of vectors being simulated in parallel. Hence, the fault simulation process is split into several phases. The first phase primarily uses fault-list partitioning because, initially, the fault-list size dominates the fault simulation time. If fault dropping is allowed, CMP3F goes through a number of subsequent phases as the fault list becomes smaller, simulating an increasing number of distinct sets of vectors in parallel. Thus, CMP3F avoids useless computations when a small number of faults are present and maintains nearly linear speedup with an increasing number of processors. Experimental data obtained using ISCAS85 benchmark circuits suggest that CMP3F implemented on a fully configured 64 K-node CM, will perform fault simulation one to two orders of magnitude faster than most existing fault simulators.<<ETX>>

[1]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[2]  Ernst G. Ulrich,et al.  Concurrent simulation of nearly identical digital networks , 1974, Computer.

[3]  S. P. Smith An enhanced high performance combinational fault simulator using two-way parallelism , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[4]  Melvin A. Breuer,et al.  Diagnosis and Reliable Design of Digital Systems , 1977 .

[5]  Prathima Agrawal,et al.  A directed search method for test generation using a concurrent simulator , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Kurt Antreich,et al.  Accelerated Fault Simulation and Fault Grading in Combinational Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Douglas B. Armstrong,et al.  A Deductive Method for Simulating Faults in Logic Circuits , 1972, IEEE Transactions on Computers.

[8]  Barry K. Rosen,et al.  HSS--A High-Speed Simulator , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  W. Daniel Hillis,et al.  Data parallel algorithms , 1986, CACM.

[10]  L. W. Tucker,et al.  Architecture and applications of the Connection Machine , 1988, Computer.

[11]  W. Daniel Hillis,et al.  The connection machine , 1985 .

[12]  D. C. King Diagnosis and reliable design of digital systems , 1977 .

[13]  Prabhakar Goel Test generation costs analysis and projections , 1980, DAC '80.

[14]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.