Analysis of SRAM Enhancements Through Sense Amplifier Capacitive Offset Correction and Replica Self-Timing

An analysis of timing and input-referred offset of sense amplifiers (SA) is presented, and a new SA architecture with capacitive offset correction is proposed. Offset sources are first analyzed in a cross-coupled latch-based SA design, and the analysis is then extended to the proposed SA. The results show the proposed offset correction technique can reduce the total sensing time by up to 40%, while eliminating dynamic offset due to the difference in resolving inverters trip points. A self-timed SRAM with a new replica timing structure is designed to generate optimal SA enable timing with respect to the total input-referred offset. Calculations for timing delay and offset are compared with simulation results in both a conventional and a proposed SA design. The presented simulation results are based on a 10 Kb CMOS SRAM array in 130 nm BiCMOS SiGe technology operating at a 500 MHz clock and 1.5 V supply.

[1]  David Blaauw,et al.  A Reconfigurable Sense Amplifier with Auto-Zero Calibration and Pre-Amplification in 28 nm CMOS , 2018 .

[2]  Meng-Fan Chang,et al.  Improving the speed and power of compilable SRAM using dual-mode self-timed technique , 2007, 2007 IEEE International Workshop on Memory Technology, Design and Testing.

[3]  Umut Arslan,et al.  Variation-tolerant SRAM sense-amplifier timing using configurable replica bitlines , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[4]  Pierluigi Nuzzo,et al.  Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Hao Xu,et al.  Understanding the regenerative comparator circuit , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[6]  Kenichi Osada,et al.  A 40-nm low-power SRAM with multi-stage replica-bitline technique for reducing timing variation , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[7]  Yiannos Manoli,et al.  A dynamic analysis of a latched CMOS comparator , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[8]  Anantha Chandrakasan,et al.  A 128 Kbit SRAM With an Embedded Energy Monitoring Circuit and Sense-Amplifier Offset Compensation Using Body Biasing , 2014, IEEE Journal of Solid-State Circuits.

[9]  Kevin G. Stawiasz,et al.  A 512kb 8T SRAM Macro Operating Down to 0.57 V With an AC-Coupled Sense Amplifier and Embedded Data-Retention-Voltage Sensor in 45 nm SOI CMOS , 2011, IEEE Journal of Solid-State Circuits.

[10]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[11]  Waleed Khalil,et al.  Sense amplifier offset cancellation and replica timing calibration for high-speed SRAMs , 2018, 2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS).

[12]  Bharadwaj Amrutur,et al.  Fast low-power decoders for RAMs , 2001, IEEE J. Solid State Circuits.

[13]  Atsushi Kawasumi,et al.  A digitized replica bitline delay technique for random-variation-tolerant timing generation of SRAM sense amplifiers , 2010 .

[14]  Behzad Razavi,et al.  Design techniques for high-speed, high-resolution comparators , 1992 .

[15]  Boris Murmann,et al.  An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  C.H. Kim,et al.  A 0.2 V, 480 kb Subthreshold SRAM With 1 k Cells Per Bitline for Ultra-Low-Voltage Computing , 2008, IEEE Journal of Solid-State Circuits.

[17]  W.J. Dally,et al.  Low-power area-efficient high-speed I/O circuit techniques , 2000, IEEE Journal of Solid-State Circuits.

[18]  Youngmoon Choi,et al.  The next-generation 64b SPARC core in a T4 SoC processor , 2012, 2012 IEEE International Solid-State Circuits Conference.

[19]  Trond Ytterdal,et al.  Analog Circuit Design in Nanoscale CMOS Technologies , 2009, Proceedings of the IEEE.

[20]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .