A 64-Mb Chain FeRAM With Quad BL Architecture and 200 MB/s Burst Mode

A 64-Mb chain ferroelectric RAM (chainFeRAM) is fabricated using 130-nm 3-metal CMOS technology. A newly developed quad bitline architecture, which combines folded bitline configuration with shield bitline scheme, eliminates bitline-bitline (BL-BL) coupling noise. The quad bitline architecture also reduces the number of sense amplifiers and activated bitlines, resulting in the reduction of die size by 6.5% and cell array power consumption by 28%. Fast read/write of 60-ns cycle time as well as reliability improvement are realized by two high-speed error checking and correcting (ECC) techniques: 1) fast pre-parity calculation ECC sequence and 2) all-“0”-write-before-data-write scheme. Moreover, among nonvolatile memories reported so far, the 64 Mb chain FeRAM has achieved the highest read/write bandwidth of 200 MB/s with ECC. The chip size is 87.5 mm2 with average cell size of 0.7191 μm2.

[1]  Theodore S. Moise,et al.  Empirical model for fatigue of PZT ferroelectric memories , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[2]  昌弘 鴨志田,et al.  A 32Mb Chain FeRAM with Segment Stitch Array Architecture , 2003 .

[3]  Y. Itoh,et al.  A 76 mm/sup 2/ 8 Mb chain ferroelectric memory , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[4]  S. Iwanari,et al.  A 0.9-V 1T1C SBT-based embedded nonvolatile FeRAM with a reference voltage scheme and multilayer shielded bit-line structure , 2005, IEEE Journal of Solid-State Circuits.

[5]  Kang-Deog Suh,et al.  A 0.4-/spl mu/m 3.3-V 1T1C 4-Mb nonvolatile ferroelectric RAM with fixed bitline reference voltage scheme and data protection circuit , 2000, IEEE Journal of Solid-State Circuits.

[6]  Howard Leo Kalter,et al.  A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC , 1990 .

[7]  S. Iwanari,et al.  A 0.9 V 1T1C SBT-based embedded non-volatile FeRAM with a reference voltage scheme and multi-layer shielded bit-line structure , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[8]  Daisaburo Takashima,et al.  High-density chain ferroelectric random access memory (chain FRAM) , 1997 .

[9]  R. Womack,et al.  A 16 kb ferroelectric nonvolatile memory with a bit parallel architecture , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[10]  Kang-Deog Suh,et al.  A 3.3-V 4-Mb nonvolatile ferroelectric RAM with a selectively-driven double-pulsed plate read/write-back scheme , 1999 .

[11]  Kang-Deog Suh,et al.  A 3.3-V, 4-Mb nonvolatile ferroelectric RAM with selectively driven double-pulsed plate read/write-back scheme , 2000, IEEE Journal of Solid-State Circuits.

[12]  Byung-Jun Min,et al.  A 0.25 /spl mu/m 3.0 V 1T1C 32 Mb nonvolatile ferroelectric RAM with address transition detector (ATD) and current forcing latch sense amplifier (CFLSA) scheme , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[13]  S. Shiratake,et al.  A 64Mb Chain FeRAM with Quad-BL Architecture and 200MB/s Burst Mode , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[14]  S. Natarajan,et al.  A 64-Mb embedded FRAM utilizing a 130-nm 5LM Cu/FSG logic process , 2004, IEEE Journal of Solid-State Circuits.

[15]  R. Hori,et al.  A 5 V-only 64K dynamic RAM based on high S/N design , 1980, IEEE Journal of Solid-State Circuits.