Effect of Process Variation on the Performance of Phase Frequency Detector
暂无分享,去创建一个
[1] Fang Liu,et al. Hierarchical analysis of process variation for mixed-signal systems , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[2] Hannu Tenhunen,et al. RF robustness enhancement through statistical analysis of chip package co-design , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[3] weixin kong. LOW PHASE NOISE DESIGN TECHNIQUES FOR PHASE LOCKED LOOP BASED INTEGRATED RF FREQUENCY SYNTHESIZERS , 2005 .
[4] Ali Keshavarzi,et al. Parametric failures in CMOS ICs - a defect-based analysis , 2002, Proceedings. International Test Conference.
[5] Beomsup Kim,et al. Analysis of timing jitter in CMOS ring oscillators , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.
[6] Hyung-Kyu Lim,et al. A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL , 1997 .
[7] M. P. Wilson,et al. Synthesisers for low data-rate satellite receivers , 1989 .
[8] V. Kroupa,et al. Noise Properties of PLL Systems , 1982, IEEE Trans. Commun..
[9] Michiel Steyaert,et al. A 1.8-GHz CMOS low-phase-noise voltage-controlled oscillator with prescaler , 1995, IEEE J. Solid State Circuits.
[10] Ali Hajimiri,et al. A general theory of phase noise in electrical oscillators , 1998 .