Design tradeoffs for simplicity and efficient verification in the Execution Migration Machine
暂无分享,去创建一个
Srinivas Devadas | Mieszko Lis | Myong Hyon Cho | Keun Sup Shim | Ilia A. Lebedev | S. Devadas | Mieszko Lis
[1] Srinivas Devadas,et al. Deadlock-free fine-grained thread migration , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.
[2] Thomas M. Conte,et al. Manager-client pairing: A framework for implementing coherence hierarchies , 2011, 2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[3] Doug Burger,et al. An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches , 2002, ASPLOS X.
[4] Srinivas Devadas,et al. DIRECTORYLESS SHARED MEMORY COHERENCE USING EXECUTION MIGRATION , 2011 .
[5] Erik Hagersten,et al. TMA: a trap-based memory architecture , 2006, ICS '06.
[6] Daniel E. Lenoski,et al. Scalable Shared-Memory Multiprocessing , 1995 .
[7] James C. Hoe,et al. Synthesis of operation-centric hardware descriptions , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).
[8] Srinivas Devadas,et al. Hardware-level thread migration in a 110-core shared-memory multiprocessor , 2013, 2013 IEEE Hot Chips 25 Symposium (HCS).
[9] Meng Zhang,et al. Fractal Coherence: Scalably Verifiable Cache Coherence , 2010, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.
[10] Srinivas Devadas,et al. The Execution Migration Machine , 2013 .
[11] Marcelo Cintra,et al. An OS-based alternative to full hardware coherence on tiled CMPs , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.
[12] Leslie Lamport,et al. Checking Cache-Coherence Protocols with TLA+ , 2003, Formal Methods Syst. Des..
[13] Valeria Bertacco,et al. Post-silicon verification for cache coherence , 2008, 2008 IEEE International Conference on Computer Design.
[14] D. Banks,et al. Assembly and Packaging , 2006 .
[15] Galen C. Hunt,et al. Vm-based Shared Memory On Low-latency, Remote-memory-access Networks , 1996, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.
[16] Sarita V. Adve,et al. DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism , 2011, 2011 International Conference on Parallel Architectures and Compilation Techniques.
[17] Arvind,et al. High-level synthesis: an essential ingredient for designing complex ASICs , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..
[18] Saurabh Dighe,et al. The 48-core SCC Processor: the Programmer's View , 2010, 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis.
[19] Srinivas Devadas,et al. Thread Migration Prediction for Distributed Shared Caches , 2014, IEEE Computer Architecture Letters.
[20] Arvind,et al. Getting Formal Verification into Design Flow , 2008, FM.
[21] David J. Lilja,et al. So many states, so little time: verifying memory coherence in the Cray X1 , 2003, Proceedings International Parallel and Distributed Processing Symposium.
[22] James C. Hoe,et al. Scheduling and Synthesis of Operation-Centric Hardware Descriptions , 2005 .