Circuit synthesis evolution using a hardware-based genetic algorithm

We propose a scheme based on a hardware implementation of a genetic algorithm, to evolve the minimized logic solution of a defined input function. The minimization will be one of resource usage, more precisely of look-up tables (LUTs). The design aids in the difficult issue of technology mapping, as well as multi-level logic synthesis. The approach undertaken in this research involves intrinsic hardware evolution, where the circuit solution is evolved "online", and the output is a minimized structure of the circuit. Our architecture is outlined and discussed, while our current results are presented and analyzed.

[1]  Marco Tomassini,et al.  An Introduction to Evolvable Hardware , 1997 .

[2]  Melanie Mitchell,et al.  An introduction to genetic algorithms , 1996 .

[3]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[4]  Ashok Samal,et al.  HGA: A Hardware-Based Genetic Algorithm , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[5]  Dorothea Heiss-Czedik,et al.  An Introduction to Genetic Algorithms. , 1997, Artificial Life.

[6]  Alan D. Christiansen,et al.  Towards automated evolutionary design of combinational circuits , 2000, Comput. Electr. Eng..

[7]  John R. Koza,et al.  Genetic programming - on the programming of computers by means of natural selection , 1993, Complex adaptive systems.

[8]  Isamu Kajitani,et al.  Evolvable hardware chips and their applications , 1999, IEEE SMC'99 Conference Proceedings. 1999 IEEE International Conference on Systems, Man, and Cybernetics (Cat. No.99CH37028).

[9]  Isamu Kajitani,et al.  Hardware Evolution at Function Level , 1996, PPSN.

[10]  查振亚.  美国《Digital Design Principles and Practices》一书中的一个错误 , 1997 .

[11]  John F. Wakerly,et al.  Digital design - principles and practices , 1990, Prentice Hall Series in computer engineering.