Reconfigurable computing for future vision-capable devices

Mobile devices have been identified as promising platforms for interactive vision-based applications. However, this type of applications still pose significant challenges in terms of latency, throughput and energy-efficiency. In this context, the integration of reconfigurable architectures on mobile devices allows dynamic reconfiguration to match the computation and data flow of interactive applications, demonstrating significant performance benefits compared to general purpose architectures. This paper presents concepts laying on platform level adaptability, exploring the acceleration of vision-based interactive applications through the utilization of three reconfigurable architectures: A low-power EnCore processor with a Configurable Flow Accelerator co-processor, a hybrid reconfigurable SIMD/MIMD platform and Transport-Triggered Architecture-based processors. The architectures are evaluated and compared with current processors, analyzing their advantages and weaknesses in terms of performance and energy-efficiency when implementing highly interactive vision-based applications. The results show that the inclusion of reconfigurable platforms on mobile devices can enable the computation of several computationally heavy tasks with high performance and small energy consumption while providing enough flexibility.

[1]  Jani Boutellier,et al.  Application-specific instruction processor for extracting local binary patterns , 2012, Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing.

[2]  Markus Vincze,et al.  A fast stereo matching algorithm suitable for embedded real-time systems , 2010, Comput. Vis. Image Underst..

[3]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.

[4]  Jarmo Takala,et al.  Customized Exposed Datapath Soft-Core Design Flow with Compiler Support , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[5]  Henk Corporaal.  Microprocessor architectures - from VLIW to TTA , 1997 .

[6]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Karthikeyan Sankaralingam,et al.  Dark Silicon and the End of Multicore Scaling , 2012, IEEE Micro.

[8]  Holger Blume,et al.  Quantitative Analysis of Embedded FPGA-Architectures for Arithmetic , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).

[9]  Victor M. Brea,et al.  SIMD/MIMD Dynamically-Reconfigurable Architecture for High-Performance Embedded Vision Systems , 2012, 2012 IEEE 23rd International Conference on Application-Specific Systems, Architectures and Processors.

[10]  Ketaki Adi,et al.  A Reconfigurable SIMD-MIMD Processor Architecture for Embedded Vision Processing Applications , 2009 .

[11]  John Wawrzynek,et al.  Reconfigurable computing in the era of post-silicon scaling [panel discussion] , 2013, FCCM.

[12]  Russell Tessier,et al.  c ○ 2001 Kluwer Academic Publishers. Manufactured in The Netherlands. Reconfigurable Computing for Digital Signal Processing: A Survey ∗ , 1999 .

[13]  Henry Been-Lirn Duh,et al.  Trends in augmented reality tracking, interaction and display: A review of ten years of ISMAR , 2008, 2008 7th IEEE/ACM International Symposium on Mixed and Augmented Reality.

[14]  Shao-Yi Chien,et al.  CRISP: Coarse-Grained Reconfigurable Image Stream Processor for Digital Still Cameras and Camcorders , 2008, IEEE Transactions on Circuits and Systems for Video Technology.

[15]  Jarmo Takala,et al.  Low-power application-specific FFT processor for LTE applications , 2013, 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS).

[16]  Olli Silvén,et al.  Interactive multi-frame reconstruction for mobile devices , 2012, Multimedia Tools and Applications.

[17]  Alan Murray,et al.  An End-to-End Design Flow for Automated Instruction Set Extension and Complex Instruction Selection Based on GCC , 2009 .

[18]  David G. Chinnery,et al.  Closing the power gap between ASIC and custom: an ASIC perspective , 2000, Proceedings. 42nd Design Automation Conference, 2005..

[19]  Jarmo Takala,et al.  Low-Power, High-Performance TTA Processor for 1024-Point Fast Fourier Transform , 2006, SAMOS.

[20]  Sotirios G. Ziavras,et al.  HERA: A RECONFIGURABLE AND MIXED-MODE PARALLEL COMPUTING ENGINE ON PLATFORM FPGAS* , 2004 .

[21]  Olli Silvén,et al.  Accelerating image recognition on mobile devices using GPGPU , 2011, Electronic Imaging.

[22]  Martin Margala,et al.  A New Reconfigurable Coarse-Grain Architecture for Multimedia Applications , 2007, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).

[23]  Abbes Amira,et al.  A reconfigurable coprocessor for high-resolution image filtering in real time , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[24]  Jani Boutellier,et al.  Evaluation of real-time LBP computing in multiple architectures , 2014, Journal of Real-Time Image Processing.

[25]  Nigel P. Topham,et al.  Resource Sharing in Custom Instruction Set Extensions , 2008, 2008 Symposium on Application Specific Processors.

[26]  Viktor K. Prasanna,et al.  Reconfigurable computing systems , 2002 .