Novel circuit design and implementation of adaptive phase comparators

A novel circuit implementation for an adaptive phasefrequency comparator, which can be conceived of as a 5-cell up-down counter, is proposed. This circuit can handle coincident input signals and has no dead phase zone or intermediate states. These properties greatly improve the performance of a phase-locked loop.