A low cost Bumping process for 300 mm wafers
暂无分享,去创建一个
A driving force to achieve increased speed and performance along with higher I/O count is the Flip Chip (FC) Technology which has therefore an high level of importance for a variety of applications. A breakthrough, however, will be the use of flip chip due to cost reduction. For this aim it is essential to use low cost bumping techniques. This paper shows a low cost wafer level bumping process based on a electroless Nickel/Gold Under Bump Metallization (UBM) for all Flip Chip Interconnection Technologies, like Flip Chip on Board or Flip Chip in Package which are used in industry today. The compatibility of Electroless Nickel Bumping to be implemented in wafer manufacturing with in the next millennium shows that this is a key technology, not only for wafer technologies in use today, especially for the wafer technologies of the next generation which includes 300 mm wafers and copper pads. A state of the art overview, and especially a Roadmap to future developments in semiconductor industry based on 300 mm wafers is shown.
[1] Thomas Oppert,et al. A roadmap to low cost flip chip and CSP using electroless Ni/Au , 1998, 2nd 1998 IEMT/IMC Symposium (IEEE Cat. No.98EX225).
[2] André Van Calster,et al. An Anisotropie Adhesive Flip-Chip Technology for LCD Drivers , 1996 .
[3] K. DeHaven,et al. Controlled collapse chip connection (C4)-an enabling technology , 1994, 1994 Proceedings. 44th Electronic Components and Technology Conference.