Time-division multiplexing for testing SoCs with DVS and multiple voltage islands

Dynamic voltage scaling (DVS) has been widely adopted in multicore SoCs for reducing dynamic power consumption. Despite its benefits, the use of DVS increases test time because high product quality can only be ensured by testing every core at multiple supported voltage settings; hence the repetitive application of the same or different tests at multiple voltage settings becomes necessary. In addition, testing at lower supply voltage settings increases considerably the length of each test because lower scan frequencies must be used for shifting test data using scan chains. Standard scheduling techniques fail to reduce the test time for DVS-based SoCs since they do not model testing at multiple voltage settings. In addition, they do not consider the practical aspects of tester overhead and the dependencies between core voltage settings due to the use of voltage islands. To alleviate the detrimental impact of DVS on test application time, we propose a time-division multiplexing (TDM) method and an integer linear programming-based test scheduling technique, which exploit high automatic test equipment (ATE) frequencies even when low shift frequencies must be used at low voltage settings. Experimental results on two industrial SoCs highlight the effectiveness of TDM and the associated scheduling method.

[1]  Bashir M. Al-Hashimi,et al.  Bridging Fault Test Method With Adaptive Power Management Awareness , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Petru Eles,et al.  Test-Architecture Optimization and Test Scheduling for SOCs with Core-Level Expansion of Compressed Test Patterns , 2008, 2008 Design, Automation and Test in Europe.

[3]  Mark Zwolinski,et al.  Dynamic Voltage Scaling Aware Delay Fault Testing , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[4]  Prabhakar Raghavan,et al.  Randomized rounding: A technique for provably good algorithms and algorithmic proofs , 1985, Comb..

[5]  Hideo Fujiwara,et al.  An SoC Test Scheduling Algorithm using Reconfigurable Union Wrappers , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[6]  P. Rosinger,et al.  Resistive Bridging Faults DFT with Adaptive Power Management Awareness , 2007, 16th Asian Test Symposium (ATS 2007).

[7]  John N. Tsitsiklis,et al.  Introduction to linear optimization , 1997, Athena scientific optimization and computation series.

[8]  Krishnendu Chakrabarty,et al.  Test Scheduling for Multicore SoCs with Dynamic Voltage Scaling and Multiple Voltage Islands , 2011, 2011 Asian Test Symposium.

[9]  Shianling Wu,et al.  UltraScan: using time-division demultiplexing/multiplexing (TDDM/TDM) with VirtualScan for test cost reduction , 2005, IEEE International Conference on Test, 2005..

[10]  Erik G. Larsson,et al.  An Integrated Framework for the Design and Optimization of SOC Test Solutions , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[11]  Krishnendu Chakrabarty.  Test scheduling for core-based systems , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[12]  Dennis Sylvester,et al.  Pushing ASIC performance in a power envelope , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[13]  G. Magklis,et al.  Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor , 2003, IEEE Micro.

[14]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[15]  Erik Jan Marinissen,et al.  Testing of SoCs with Hierarchical Cores: Common Fallacies, Test Access Optimization, and Test Scheduling , 2009, IEEE Transactions on Computers.

[16]  Erik Jan Marinissen,et al.  A structured and scalable mechanism for test access to embedded reusable cores , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[17]  Erik Jan Marinissen,et al.  Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip , 2003, IEEE Trans. Computers.