An 8-bit 250 megasample per second analog-to-digital converter: operation without a sample and hold

A monolithic, 8-bit, 250 megasample per second analog-to-digital converter (ADC) fabricated in an oxide-isolated bipolar process is described. The use of a flash ADC architecture at high speeds without a sample and hold leads to a number of error sources. The design of the converter is optimized to minimize the effects of these error sources. Experimental results are presented and compared with theory.

[1]  De Lillo,et al.  Advanced calculus with applications , 1982 .

[2]  J.G. Peterson,et al.  A monolithic video A/D converter , 1979, IEEE Journal of Solid-State Circuits.

[3]  P.K. Varshney,et al.  Information, transmission, modulation and noise , 1981, Proceedings of the IEEE.

[4]  Bruce E. Peetz Dynamic Testing of Waveform Recorders , 1983, IEEE Transactions on Instrumentation and Measurement.

[5]  B. P. Lathi,et al.  Signals, Systems And Communication , 1966 .

[6]  B. Zojer,et al.  A 6-Bit/200-MHz Full Nyquist A/D Converter , 1985, IEEE Journal of Solid-State Circuits.