Influence of well profile and gate length on the ESD performance of a fully silicided 0.25 μm CMOS technology
暂无分享,去创建一个
L. Deferm | G. Badenes | G. Groeseneken | C. Russ | K. Bock
[1] R. Byron Bird,et al. Squeezing Flow between Parallel Disks. I. Theoretical Analysis , 1974 .
[2] W. H. Leong,et al. Underfill flow as viscous flow between parallel plates driven by capillary action , 1995, Seventeenth IEEE/CPMT International Electronics Manufacturing Technology Symposium. 'Manufacturing Technologies - Present and Future'.
[3] Sejin Han,et al. Experimental and analytical study on the flow of encapsulant during underfill encapsulation of flip-chips , 1996, 1996 Proceedings 46th Electronic Components and Technology Conference.
[4] D.F. Baldwin,et al. Advanced encapsulation processing for low cost electronics assembly-a cost analysis , 1997, Proceedings 3rd International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces.
[5] D. Baldwin,et al. Manufacturability of Underfill Processing for Low Cost Flip Chip , 1997, Structural Analysis in Microelectronics and Fiber Optics.
[6] D. R. Gamota,et al. The development of reflowable materials systems to integrate the reflow and underfill dispensing processes for DCA/FCOB assembly , 1997 .
[7] Daniel F. Baldwin,et al. Compression flow modeling of underfill encapsulants for low cost flip chip assembly , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).