A wideband low-jitter PLL with an optimized Ring-VCO

[1]  Zhihua Wang,et al.  A low-cost, leakage-insensitive semi-digital PLL with linear phase detection and FIR-embedded digital frequency acquisition , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[2]  Ahmed Elkholy,et al.  A 4-to-10.5 Gb/s Continuous-Rate Digital Clock and Data Recovery With Automatic Frequency Acquisition , 2016, IEEE Journal of Solid-State Circuits.

[3]  Takamaro Kikkawa,et al.  A ring-VCO-based sub-sampling PLL CMOS circuit with −119 dBc/Hz phase noise and 0.73 ps jitter , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[4]  Woogeun Rhee,et al.  A 1.75 mW 1.1 GHz Semi-Digital Fractional-N PLL With TDC-Less Hybrid Loop Control , 2012, IEEE Microwave and Wireless Components Letters.

[5]  M. Ansorge,et al.  A Low-Jitter and Low-Power CMOS PLL for Clock Multiplication , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[6]  Emerson S. Fang,et al.  A 45nm SOI-CMOS dual-PLL processor clock system for multi-protocol I/O , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[7]  Ahmed Elkholy,et al.  A 0.0021 mm2 1.82 mW 2.2 GHz PLL Using Time-Based Integral Control in 65 nm CMOS , 2017, IEEE Journal of Solid-State Circuits.

[8]  Ahmed Elkholy,et al.  A 2.0–5.5 GHz Wide Bandwidth Ring-Based Digital Fractional-N PLL With Extended Range Multi-Modulus Divider , 2016, IEEE Journal of Solid-State Circuits.

[9]  Liang Wu,et al.  A Spur-and-Phase-Noise-Filtering Technique for Inductor-Less Fractional-N Injection-Locked PLLs , 2017, IEEE Journal of Solid-State Circuits.

[10]  Yuka Kobayashi,et al.  A digitally stabilized type-III PLL using ring VCO with 1.01psrms integrated jitter in 65nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[11]  Hyung Seok Kim,et al.  A reconfigurable distributed all-digital clock generator core with SSC and skew correction in 22nm high-k tri-gate LP CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[12]  Jing Jin,et al.  Quantization Noise Suppression in Fractional-$N$ PLLs Utilizing Glitch-Free Phase Switching Multi-Modulus Frequency Divider , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Takafumi Yamaji,et al.  A 570fsrms integrated-jitter ring-VCO-based 1.21GHz PLL with hybrid loop , 2011, 2011 IEEE International Solid-State Circuits Conference.

[14]  Fa Foster Dai,et al.  A low-noise inductor-less fractional-N sub-sampling PLL with multi-ring oscillator , 2017, 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[15]  SeongHwan Cho,et al.  An all-digital clock generator using a fractionally injection-locked oscillator in 65nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[16]  Yun-Hsueh Chuang,et al.  A low voltage 900 MHz voltage controlled ring oscillator with wide tuning range , 2004, The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings..

[17]  Ramesh Harjani,et al.  A low-phase-noise CMOS ring oscillator with differential control and quadrature outputs , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[18]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[19]  Kenichi Okada,et al.  14.1 A 0.048mm2 3mW synthesizable fractional-N PLL with a soft injection-locking technique , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[20]  Mike Shuo-Wei Chen,et al.  A Calibration-Free 800 MHz Fractional-N Digital PLL With Embedded TDC , 2010, IEEE Journal of Solid-State Circuits.

[21]  Che-Fu Liang,et al.  An injection-locked ring PLL with self-aligned injection window , 2011, 2011 IEEE International Solid-State Circuits Conference.

[22]  Lei Shi,et al.  A 4.5-GHz 256∼511 multi-modulus frequency divider based on phase switching technique for frequency synthesizers , 2010, 2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC).

[23]  C.S. Vaucher,et al.  A family of low-power truly modular programmable dividers in standard 0.35-/spl mu/m CMOS technology , 2000, IEEE Journal of Solid-State Circuits.

[24]  Bertan Bakkaloglu,et al.  A 90-nm CMOS 5-GHz Ring-Oscillator PLL With Delay-Discriminator-Based Active Phase-Noise Cancellation , 2013, IEEE Journal of Solid-State Circuits.