Automating timed specification transparency for human designer validation of real-time discrete-event control requirements
暂无分享,去创建一个
[1] W. Wonham,et al. Supervisory control of timed discrete-event systems , 1994, IEEE Trans. Autom. Control..
[2] Viktor Schuppan,et al. RATSY - A New Requirements Analysis Tool with Synthesis , 2010, CAV.
[3] Marc Geilen,et al. Software/Hardware Engineering with the Parallel Object-Oriented Specification Language , 2007, 2007 5th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2007).
[4] W. M. Wonham,et al. Supervisor Reduction for Discrete-Event Systems , 2004, Discret. Event Dyn. Syst..
[5] Shengbing Jiang,et al. 2080 SHENGBING JIANG AND RATNESH KUMAR , 2006 .
[6] A. Saadatpoor,et al. Supervisor State Size Reduction for Timed Discrete-Event Systems , 2007, 2007 American Control Conference.
[7] Kiam Tian Seow,et al. On the transparency of automata as discrete-event control specifications , 2010, 2010 IEEE International Conference on Robotics and Automation.
[8] P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .
[9] Christos G. Cassandras,et al. Introduction to Discrete Event Systems , 1999, The Kluwer International Series on Discrete Event Dynamic Systems.
[10] P. Ramadge,et al. Supervisory control of a class of discrete event processes , 1987 .
[11] J.E.R. Cury,et al. Design of discrete-event systems using templates , 2008, 2008 American Control Conference.
[12] Kiam Tian Seow. Integrating Temporal Logic as a State-Based Specification Language for Discrete-Event Control Design in Finite Automata , 2007, IEEE Transactions on Automation Science and Engineering.
[13] Ron Koymans,et al. Specifying real-time properties with metric temporal logic , 1990, Real-Time Systems.
[14] Jonathan S. Ostroff,et al. Temporal logic for real-time systems , 1989 .