A hardware/software co-design reconfigurable Network-on-Chip FPGA emulation method

Network-on-Chip (NoC) is proposed as the next generation interconnect technique for multi/many core embedded systems due to the high performance and scalability. An efficient and correct emulation method is significantly important for NoC system design and verification. In this paper, we would like to present a formalized and efficient hardware/software co-design method to emulate NoC system design configurations on FPGA. Our method is reconfigurable, flexible and platform-like. Resynthesizing the hardware NoC platform when only varying the target applications is unnecessary in our method. The hardware part of the emulation platform is generated automatically according to the input NoC specifications by our emulation supporting software. Different applications can be scheduled by the software and utilized for emulating the NoC hardware design. Besides the introduction of our emulation method, a demonstration of emulating NoC with different applications is also given.

[1]  Natalie D. Enright Jerger,et al.  DART: A Programmable Architecture for NoC Simulation on FPGAs , 2014, IEEE Transactions on Computers.

[2]  Somayeh Sardashti,et al.  The gem5 simulator , 2011, CARN.

[3]  Preeti Ranjan Panda,et al.  Exploiting temporal decoupling to accelerate trace-driven NoC emulation , 2011, 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[4]  Giovanni De Micheli,et al.  A complete network-on-chip emulation framework , 2005, Design, Automation and Test in Europe.

[5]  Habib Mehrez,et al.  Design for prototyping of a parameterizable cluster-based Multi-Core System-on-Chip on a multi-FPGA board , 2012, 2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP).

[6]  Klaus Hofmann,et al.  GSNoC — The comprehensive design platform for 3-dimensional Networks-on-Chip based many core embedded systems , 2013, 2013 International Conference on High Performance Computing & Simulation (HPCS).

[7]  Fernando Gehm Moraes,et al.  HeMPS-S: A homogeneous NoC-based MPSoCs framework prototyped in FPGAs , 2011, 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC).

[8]  Preeti Ranjan Panda,et al.  FastFwd: An efficient hardware acceleration technique for trace-driven network-on-chip simulation , 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[9]  O. Hammami,et al.  Multi-FPGA emulation of a 48-cores multiprocessor with NOC , 2008, 2008 3rd International Design and Test Workshop.

[10]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[11]  Christian Bienia,et al.  Benchmarking modern multiprocessors , 2011 .

[12]  Eduardo de la Torre,et al.  A Fast Emulation-Based NoC Prototyping Framework , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[13]  Faizal Arya Samman.  Microarchitecture and Implementation of Networks-on-Chip with a Flexible Concept for Communication Media Sharing , 2010 .

[14]  Michael Papamichael,et al.  Fast scalable FPGA-based Network-on-Chip simulation models , 2011, Ninth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMPCODE2011).