Modeling and simulation of an i860-based multiprocessor

This paper presents the modeling and simulation of a nlultiprocessor architecture. The methodology included cycle-by-cycle uniprocessor simulation, trace driven multiprocessor simulation, and high-level sinmlation in an Architecture Design and Assessment System (ADAS). The multiprocessor was designed for digital signal processing (DSP) and used single-chip Intel i860 processors with a shared global memory. The ADAS simulations were found to be most useful for initial simulations, scheduling, and feasibility assessment. The trace driven simulations were found to be very useful for predicting exact performance and for evaluating changes to the DSP algorithms.

[1]  D. Douglass,et al.  Architectural features of the i860-microprocessor RISC core and on-chip caches , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[2]  Michel Dubois,et al.  Trace-Driven Simulations of Parallel and Distributed Algorithms in Multiprocessors , 1986, International Conference on Parallel Processing.

[3]  S. Ong,et al.  Trace driven modelling and performance evaluation of tightly coupled multiprocessor systems , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[4]  S. Yalamanchili,et al.  Modeling and analysis of multiprocessor architectures , 1989 .

[5]  Edward A. Lee,et al.  Frigg: a simulation environment for multiple-processor DSP system development , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  Matthew J. Thazhuthaveetil,et al.  Application-dependent simulation of microprocessor-based multiprocessors , 1990 .