Extending synchronous languages for generating abstract real-time models

We present an extension of synchronous programming languages that can be used to declare program locations irrelevant for verification. An efficient algorithm is proposed to generate from the output of the usual compilation an abstract real-time model by ignoring the irrelevant states, while retaining the quantitative information. Our technique directly generates a single real-time transition system, thus overcoming the known problem of composing several real-time models. A major application of this approach is the verification of real-time properties by symbolic model checking.

[1]  Stephen A. Edwards,et al.  Using a hardware model checker to verify software , 2001, ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549).

[2]  Rajeev Alur,et al.  A Theory of Timed Automata , 1994, Theor. Comput. Sci..

[3]  Lalita Jategaonkar Jagadeesan,et al.  Safety Property Verification of ESTEREL Programs and Applications to Telecommunications Software , 1995, CAV.

[4]  Sérgio Vale Aguiar Campos,et al.  The Verus Tool: A Quantitative Approach to the Formal Verification of Real-Time Systems , 1997, CAV.

[5]  Klaus Schneider,et al.  A new approach to the specification and verification of real-time systems , 2001, Proceedings 13th Euromicro Conference on Real-Time Systems.

[6]  Joseph Sifakis,et al.  Property preserving abstractions for the verification of concurrent systems , 1995, Formal Methods Syst. Des..

[7]  Michel Poize,et al.  TAXYS: A Tool for the Development and Verification of Real-Time Embedded Systems , 2001, CAV.

[8]  Valérie Bertin,et al.  Towards validated real-time software , 2000, Proceedings 12th Euromicro Conference on Real-Time Systems. Euromicro RTS 2000.

[9]  K. Schneider,et al.  A new method for compiling schizophrenic synchronous programs , 2001, CASES '01.

[10]  S. Edwards.  Compiling Esterel into sequential code , 2000, Proceedings of the Seventh International Workshop on Hardware/Software Codesign (CODES'99) (IEEE Cat. No.99TH8450).

[11]  Patrick Cousot,et al.  Abstract interpretation , 1996, CSUR.

[12]  Carlos Delgado Kloos,et al.  Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[13]  Rajeev Alur,et al.  Model-Checking in Dense Real-time , 1993, Inf. Comput..

[14]  Wang Yi,et al.  UPPAAL in 1995 , 1996, TACAS.

[15]  J. V. Aghav,et al.  Realizing Real-Time Systems from Synchronous Language Specifications , 2000 .

[16]  E. Clarke,et al.  Real-time symbolic model checking for discrete time models , 1994 .

[17]  Stavros Tripakis,et al.  The Tool KRONOS , 1996, Hybrid Systems.

[18]  Thomas A. Henzinger,et al.  Symbolic Model Checking for Real-Time Systems , 1994, Inf. Comput..

[19]  Thomas Kropf,et al.  Using MTBDDs for Compostion and Model Checking of Real-Time Systems , 1998, FMCAD.

[20]  Klaus Schneider,et al.  Embedding imperative synchronous languages in interactive theorem provers , 2001, Proceedings Second International Conference on Application of Concurrency to System Design.

[21]  Stavros Tripakis,et al.  Model Checking of Real-Time Reachability Properties Using Abstractions , 1998, TACAS.

[22]  Stavros Tripakis,et al.  Analysis of Timed Systems Based on Time-Abstracting Bisimulation , 1996, CAV.

[23]  Nicolas Halbwachs,et al.  An executable temporal logic to express safety properties and its connection with the language Lustr , 1993 .