Soft Error Hardened Latch and Its Estimation Method

We propose soft error robust latches which have multi storage nodes and present their efficiencies. The key technology of the latch is a feedback loop circuit with a data node and four gates. We also discuss a method of soft error estimation in robust circuits in this paper. The soft error immunity of this feedback loop circuit is estimated by circuit simulations with two models. The soft error immunity of the latch is estimated by device simulation more accurately. By these precise simulations, the latch is proven to be highly tolerant to soft errors. In addition, the latch protects from not only retention data upset but also transient noise releasing. The latch provides high immunity against all soft error problems with a simple circuit. It is easy to apply the latch technique to various latches, such as single latches, scan latches, and flip-flops.

[1]  Vivek De,et al.  Measurements and analysis of SER-tolerant latch in a 90-nm dual-V/sub T/ CMOS process , 2004 .

[2]  T. May,et al.  Alpha-particle-induced soft errors in dynamic memories , 1979, IEEE Transactions on Electron Devices.

[3]  T. J. O'Gorman.  The effect of cosmic rays on the soft error rate of a DRAM at ground level , 1994 .

[4]  Naresh R. Shanbhag,et al.  Sequential Element Design With Built-In Soft Error Resilience , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  J. Ziegler,et al.  Effect of Cosmic Rays on Computer Memories , 1979, Science.

[6]  Yoshiharu Tosaka,et al.  Measurement and analysis of neutron-induced soft errors in sub-half-micron CMOS circuits , 1998 .

[7]  J. Canaris,et al.  SEU hardened memory cells for a CCSDS Reed-Solomon encoder , 1991 .

[8]  Y. Tosaka,et al.  Cosmic ray neutron-induced soft errors in sub-half micron CMOS circuits , 1997, IEEE Electron Device Letters.

[9]  Taiki Uemura,et al.  Neutron-Induced Soft-Error Simulation Technology for Logic Circuits , 2006 .

[10]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[11]  Y. Tosaka,et al.  Simulation technologies for cosmic ray neutron-induced soft errors: Models and simulation systems , 1999 .

[12]  M. Igeta,et al.  Comprehensive study of soft errors in advanced CMOS circuits with 90/130 nm technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[13]  T. Sugii,et al.  Impact of cosmic ray neutron induced soft errors on advanced submicron CMOS circuits , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[14]  Bharat L. Bhuva,et al.  Analysis of single-event effects in combinational logic-simulation of the AM2901 bitslice processor , 2000 .