KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array architectures

This paper introduces a CAD environment for design-space exploration of coarse grain reconfigurable KressArray architectures and similar platforms, To find an optimal solution to a given application domain this KressArray Xplorer supports experimenting with different architectures. An estimator analyses the input and suggests an architecture onto which then the application is mapped using an heuristic algorithm. A graphic editor supports user interaction. The system generates performance analysis data, which is used by an automatic tool to refine the result iteratively.

[1]  Reiner W. Hartenstein,et al.  Parallelization in Co-Compilation for Configurable Accelerators. , 1998 .

[2]  Carl Ebeling,et al.  RaPiD - Reconfigurable Pipelined Datapath , 1996, FPL.

[3]  Reiner W. Hartenstein,et al.  A novel paradigm of parallel computation and its use to implement simple high-performance hardware , 1992, Future Gener. Comput. Syst..

[4]  Reiner W. Hartenstein,et al.  The microprocessor is no longer general purpose: why future reconfigurable platforms will win , 1997, 1997 Proceedings Second Annual IEEE International Conference on Innovative Systems in Silicon.

[5]  Vivek Sarkar,et al.  Baring It All to Software: Raw Machines , 1997, Computer.

[6]  Jean Vuillemin,et al.  A reconfigurable arithmetic array for multimedia applications , 1999, FPGA '99.

[7]  Larry S. Davis,et al.  A new class of edge-preserving smoothing filters , 1987, Pattern Recognit. Lett..

[8]  Jürgen Becker,et al.  A novel sequencer hardware for application specific computing , 1997, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors.

[9]  Reiner W. Hartenstein,et al.  A datapath synthesis system for the reconfigurable datapath architecture , 1995, ASP-DAC '95.

[10]  Reiner W. Hartenstein,et al.  An Embedded Accelerator for Real World Computing , 1997 .

[11]  André DeHon,et al.  MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[12]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[13]  Reiner W. Hartenstein,et al.  A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware , 1990, CONPAR.

[14]  Vivek Sarkar,et al.  The Raw Compiler Project , 1999 .

[15]  Viktor K. Prasanna,et al.  Seeking Solutions in Configurable Computing , 1997, Computer.

[16]  Reiner W. Hartenstein,et al.  Parallelization in co-compilation for configurable accelerators-a host/accelerator partitioning compilation method , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.