A Compact 32-Pixel TU-Oriented and SRAM-Free Intra Prediction VLSI Architecture for HEVC Decoder

In the High Efficiency Video Coding (HEVC), a variety of CU sizes and intra prediction modes significantly improve coding efficiency, but also bring higher computational complexity. This paper proposes a new compact VLSI architecture for HEVC intra prediction, which is geared towards 8K video decoding. It supports all the transform unit (TU) sizes and 35 HEVC intra prediction modes. First, this paper introduces a TU-oriented intra predictor with a throughput of 32 pixels, which can be newly arranged with the TU size. It can be a line of 32 pixels, two lines of 16 pixels, 4 lines of 8 pixels or four lines of four pixels. This TU-oriented architecture allows intra-prediction and inverse discrete cosine transform (IDCT) to be computed in parallel, removing the memory between them. In addition, a horizontal and vertical line buffer for reference sample is proposed, which only cost 0.8K bit and is implemented by register files with SRAM-free. Finally, to further reduce hardware consumption, multipliers can be shared in the prediction. The implementation result shows that the compact architecture supports 8K video application and costs 66.2K logic gates, which is synthesized with the TSMC 65nm process under 400MHz.

[1]  A unified and pipelined hardware architecture for implementing intra prediction in HEVC , 2014, 2014 Southwest Symposium on Image Analysis and Interpretation.

[2]  N. Malathi,et al.  Efficient Integer DCT Architectures for HEVC , 2015 .

[3]  Satoshi Goto,et al.  An 8K H.265/HEVC Video Decoder Chip With a New System Pipeline Design , 2017, IEEE Journal of Solid-State Circuits.

[4]  Gary J. Sullivan,et al.  Overview of the High Efficiency Video Coding (HEVC) Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[5]  Yibo Fan,et al.  A Parallel-Access Mapping Method for the Data Exchange Buffers Around DCT/IDCT in HEVC Encoders Based on Single-Port SRAMs , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Xin Zhou,et al.  A Stepped-RAM Reading and Multiplierless VLSI Architecture for Intra Prediction in HEVC , 2016, PCM.

[7]  Jeong-Hoon Park,et al.  Block Partitioning Structure in the HEVC Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[8]  Anantha Chandrakasan,et al.  Energy and area-efficient hardware implementation of HEVC inverse transform and dequantization , 2014, 2014 IEEE International Conference on Image Processing (ICIP).

[9]  Ajith Pasqual,et al.  4K Real-Time HEVC Decoder on an FPGA , 2016, IEEE Transactions on Circuits and Systems for Video Technology.

[10]  Biao Min,et al.  A Fully Pipelined Hardware Architecture for Intra Prediction of HEVC , 2017, IEEE Transactions on Circuits and Systems for Video Technology.

[11]  M N.,et al.  Efficient Integer DCT Architectures for HEVC , 2015 .

[12]  Dongsheng Wang,et al.  41.7BN-pixels/s reconfigurable intra prediction architecture for HEVC 2560×1600 encoder , 2013, 2013 IEEE International Conference on Acoustics, Speech and Signal Processing.

[13]  Kemal Ugur,et al.  Intra Coding of the HEVC Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[14]  Satoshi Goto,et al.  High Performance VLSI Architecture of H.265/HEVC Intra Prediction for 8K UHDTV Video Decoder , 2015, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[15]  Anantha Chandrakasan,et al.  A 249-Mpixel/s HEVC Video-Decoder Chip for 4K Ultra-HD Applications , 2014, IEEE Journal of Solid-State Circuits.

[16]  Bruno Zatt,et al.  An HEVC multi-size DCT hardware with constant throughput and supporting heterogeneous CUs , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[17]  Satoshi Goto,et al.  An area-efficient 4/8/16/32-point inverse DCT architecture for UHDTV HEVC decoder , 2014, 2014 IEEE Visual Communications and Image Processing Conference.

[18]  Weiwei Shen,et al.  A highly pipelined VLSI architecture for all modes and block sizes intra prediction in HEVC encoder , 2013, 2013 IEEE 10th International Conference on ASIC.

[19]  Ilker Hamzaoglu,et al.  A high performance and low energy intra prediction hardware for HEVC video decoding , 2012, Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing.

[20]  Grzegorz Pastuszak,et al.  A double-path intra prediction architecture for the hardware H.265/HEVC encoder , 2014, 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[21]  Satoshi Goto,et al.  VLSI architecture of HEVC intra prediction for 8K UHDTV applications , 2014, 2014 IEEE International Conference on Image Processing (ICIP).

[22]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[23]  Anantha Chandrakasan,et al.  Memory-Hierarchical and Mode-Adaptive HEVC Intra Prediction Architecture for Quad Full HD Video Decoding , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Grzegorz Pastuszak,et al.  Algorithm and Architecture Design of the H.265/HEVC Intra Encoder , 2016, IEEE Transactions on Circuits and Systems for Video Technology.