Two-dimensional rank-order filter by using max-min sorting network

Based on the previously developed sorting networks, a new VLSI architecture suitable for two-dimensional (2-D) rank-order filtering is proposed. The major advantage of the proposed architecture is their fast response time, modular architecture, and simple and regular interconnection. Generally speaking, the throughput of the proposed architecture is (N-1) times faster than using a one-dimensional rank-order filter for 2-D N/spl times/N data. The concept of block processing is also incorporated into the design to reduce the time-area complexity of the proposed architecture. Roughly speaking, the complexity is reduced to 2/3 and 1/2 compared with a rank-order and median filter without using a block processing architecture, respectively. A 3/spl times/3 median filter with block processing architecture is implemented through a 0.8 /spl mu/m single-poly double-metal CMOS process. The results are correct with a clock rate up to 125 MHz.

[1]  Charles G. Boncelet,et al.  A new VLSI architecture suitable for multidimensional order statistic filtering , 1994, IEEE Trans. Signal Process..

[2]  Keshab K. Parhi,et al.  Parallel processing architectures for rank order and stack filters , 1994, Proceedings of International Conference on Application Specific Array Processors (ASAP '93).

[3]  Chung J. Kuo,et al.  A note on "On the VLSI implementation of real-time order statistic filters" , 1996, IEEE Trans. Signal Process..

[4]  Kenneth E. Batcher,et al.  A modulo merge sorting network , 1992, [Proceedings 1992] The Fourth Symposium on the Frontiers of Massively Parallel Computation.

[5]  Charles G. Boncelet,et al.  VLSI architectures for recursive and multiple-window order statistic filtering , 1992, Proceedings Sixth International Parallel Processing Symposium.

[6]  K. Chen.  Bit-serial realizations of a class of nonlinear filters based on positive Boolean functions , 1989 .

[7]  Dana S. Richards,et al.  VLSI median filters , 1990, IEEE Trans. Acoust. Speech Signal Process..

[8]  Chen-Yi Lee,et al.  High-speed median filter designs using shiftable content-addressable memory , 1994, IEEE Trans. Circuits Syst. Video Technol..

[9]  N. Rama Murthy,et al.  On the VLSI implementation of real-time order statistic filters , 1992, IEEE Trans. Signal Process..

[10]  Chaitali Chakrabarti,et al.  Novel sorting network-based architectures for rank order filters , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Charles G. Boncelet,et al.  Recursive algorithms and VLSI implementations for median filtering , 1988, 1988., IEEE International Symposium on Circuits and Systems.