Narrow bus encoding for low-power DSP systems
暂无分享,去创建一个
[1] Wonyong Sung,et al. A parser processor for MPEG-2 audio and AC-3 decoding , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.
[2] Ho Rang Jang,et al. A digital signal processor for low power , 1999, AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360).
[3] Chi-Ying Tsui,et al. Low power architecture design and compilation techniques for high-performance processors , 1994, Proceedings of COMPCON '94.
[4] Dake Liu,et al. Power consumption estimation in CMOS VLSI chips , 1994, IEEE J. Solid State Circuits.
[5] Mircea R. Stan,et al. Limited-weight codes for low-power I/O , 1994 .
[6] Miodrag Potkonjak,et al. Fast prototyping of datapath-intensive architectures , 1991, IEEE Design & Test of Computers.
[7] Luca Benini,et al. System-level power optimization of special purpose applications: the Beach Solution , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.
[8] Luca Benini,et al. Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems , 1997, Proceedings Great Lakes Symposium on VLSI.
[9] Naresh R. Shanbhag,et al. A coding framework for low-power address and data busses , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[10] Mircea R. Stan,et al. Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[11] Kiyoung Choi,et al. Partial bus-invert coding for power optimization of system level bus , 1998, ISLPED '98.