Microprocessor Performance Evaluation
暂无分享,去创建一个
[1] P. Bannon,et al. A 433 MHz 64 b quad issue RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[2] Gilbert Wolrich,et al. A 300-MHz 64-b quad-issue CMOS RISC microprocessor , 1995 .
[3] Dake Liu,et al. Power consumption estimation in CMOS VLSI chips , 1994, IEEE J. Solid State Circuits.
[4] Paul S. Zuchowski,et al. Technology-migratable ASIC library design , 1996, IBM J. Res. Dev..
[5] Soha Hassoun,et al. A 200-MHz 64-bit Dual-Issue CMOS Microprocessor , 1992, Digit. Tech. J..
[6] William J. Bowhill,et al. Circuit Implementation of a 300-MHz 64-bit Second-generation CMOS Alpha CPU , 1995, Digit. Tech. J..
[7] R. Mangaser,et al. Estimating interconnect performance for a new National Technology Roadmap for Semiconductors , 1998, Proceedings of the IEEE 1998 International Interconnect Technology Conference (Cat. No.98EX102).
[8] Yuan Taur,et al. A half-micron CMOS logic generation , 1995, IBM J. Res. Dev..
[9] George A. Sai-Halasz,et al. Directions in future high end processors , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.
[10] H. B. Bakoglu,et al. Circuits, interconnections, and packaging for VLSI , 1990 .
[11] C. G. Hsi,et al. Figures of merit for system path time estimation , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.