Rapid prototype and implementation of a high-throughput and flexible FFT ASIP based on LISA 2.0

This paper presents a highly efficient machine description language LISA for application specific instruction-set processor (ASIP) architecture exploration, software tools design, system verification and design implementation. The proposed design flow enables a rapid prototyping and evaluation of different architectures, reduces the design time and human effort with regard to traditional design methodologies. A case study for parallel FFT algorithm is demonstrated in this work. We proposed a scalable butterfly processing structure with fixed shuffling mode between stages. Besides, resource sharing and an efficient vector address generation mechanism are adopted to reduce the hardware complexity and power dissipation. Simulation and synthesis results show that our FFT-ASIP achieves a higher energy-efficiency and flexibility than other works, and the area cost is low.

[1]  Andreas Hoffmann,et al.  A methodology and tooling enabling application specific processor design , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[2]  Song-Nien Tang,et al.  An Area- and Energy-Efficient Multimode FFT Processor for WPAN/WLAN/WMAN Systems , 2012, IEEE Journal of Solid-State Circuits.

[3]  Song-Nien Tang,et al.  An Area- and Energy-Efficient Multimode FFT Processor for WPAN/WLAN/WMAN Systems , 2012, IEEE J. Solid State Circuits.

[4]  Xiaoyang Zeng,et al.  A low power ASIP for precision configurable FFT processing , 2012, Proceedings of The 2012 Asia Pacific Signal and Information Processing Association Annual Summit and Conference.

[5]  Chen-Yi Lee,et al.  A 2.4-Gsample/s DVFS FFT Processor for MIMO OFDM Communication Systems , 2008, IEEE Journal of Solid-State Circuits.

[6]  Hyunseok Lee,et al.  SODA: A Low-power Architecture For Software Radio , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).

[7]  Dejan Markovic,et al.  Power and Area Minimization of Reconfigurable FFT Processors: A 3GPP-LTE Example , 2012, IEEE Journal of Solid-State Circuits.

[8]  Markus Freericks,et al.  Describing instruction set processors using nML , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[9]  Heinrich Meyr,et al.  Architecture implementation using the machine description language LISA , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[10]  Shousheng He,et al.  Designing pipeline FFT processor for OFDM (de)modulation , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[11]  Ricardo E. Gonzalez,et al.  Xtensa: A Configurable and Extensible Processor , 2000, IEEE Micro.

[12]  Hai Lin,et al.  Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT Processing , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  S. Devadas,et al.  ISDL: An Instruction Set Description Language For Retargetability , 1997, Proceedings of the 34th Design Automation Conference.

[14]  Ting Chen,et al.  Domain specific architecture for next generation wireless communication , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).