A high-speed fully differential current switch

A high-speed fully differential current switch is presented. The clock-feedthrough effect is reduced by Swing-Reduced Drivers (SRDs) and neutralized by dummy transistors. With the use of SRDs, less charges are required to be transferred to/from the gates of the switching transistors, and hence, the switching speed can be increased without significant output error. The SRDs also reduce the possible large current spikes on the outputs of the current switch. Analysis shows this current switch is ideal for high-speed current-mode signal processing. A continuous-time switched-current /spl Sigma//spl Delta/ modulator using these current switches has been implemented in a 2 /spl mu/m CMOS process and achieved a 50 dB dynamic range with a 50 MHz clock.

[1]  K. Bult,et al.  A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2 , 1998, IEEE J. Solid State Circuits.

[2]  B. Heise,et al.  A 12-bit sigma-delta analog-to-digital converter with a 15-MHz clock rate , 1986 .

[3]  B. Wooley,et al.  A high-speed sample-and-hold technique using a Miller hold capacitance , 1991, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[4]  John Choma,et al.  A continuous-time switched-current /spl Sigma//spl Delta/ modulator with reduced loop delay , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[5]  J Richardson,et al.  A Full Nyquist 15MS/s 8-bit Differential Switched-Current A/D Converter , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[6]  David J. Allstot,et al.  Current-feedthrough effects and cancellation techniques in switched-current circuits , 1990, IEEE International Symposium on Circuits and Systems.

[7]  Hyeong-Woo Cha,et al.  A Clock-Feedthrough Compensated Switched-Current Memory Cell (Special Section of Papers Selected from ITC-CSCC'96) , 1997 .

[8]  R. H. Walden,et al.  A 3.2-GHz second-order delta-sigma modulator implemented in InP HBT technology , 1995, IEEE J. Solid State Circuits.

[9]  Chih-Cheng Chen,et al.  A CMOS transistor-only 8-b 4.5-Ms/s pipelined analog-to-digital converter using fully-differential current-mode circuit techniques , 1995 .

[10]  Nianxiong Tan,et al.  Clock-Feedthrough Compensated First-Generation SI Circuits and Systems , 1997 .

[11]  Yannis Tsividis,et al.  Current copier cells , 1988 .

[12]  E. Swanson,et al.  A monolithic 20 b delta-sigma A/D converter , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[13]  David J. Allstot,et al.  CMOS switched-current ladder filters , 1990 .

[14]  Minkyu Song,et al.  A clock feedthrough reduction circuit for switched-current systems , 1993 .