A 1.94mm2, 38.17mW dual VP8/H.264 Full-HD encoder/decoder LSI for Social Network Services (SNS) over smart-phones

A first dual-standard video encoder and decoder LSI providing VP8 (i.e. video format of WebM project for use of web's video) or H.264/AVC video recording and playback simultaneously is implemented with 28nm CMOS and occupies 1.94mm2 of core area. Several area-efficient techniques are realized, leading to 43.6% of area reduction. A new rate control is designed to facilitate the adaptation of video data and frame rates for network services. Two fast algorithms and new bool encoder/decoder are proposed to enhance power efficiency. This chip consumes 28.15mW and 10.02mW of VP8 encoder and decoder average power for 1080p@30fps at 0.9V, respectively.

[1]  Chun-Chia Chen,et al.  A full-HD 60fps AVS/H.264/VC-1/MPEG-2 video decoder for digital home applications , 2011, Proceedings of 2011 International Symposium on VLSI Design, Automation and Test.

[2]  Chen-Yi Lee,et al.  A 125 $\mu{\hbox{W}}$ , Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications , 2007, IEEE Journal of Solid-State Circuits.

[3]  Chun-Chia Chen,et al.  A 125Mpixels/sec full-HD MPEG-2/H.264/VC-1 video decoder for Blu-ray applications , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[4]  Chih-Chieh Yang,et al.  A multi-format Blu-ray player SoC in 90nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Liang-Gee Chen,et al.  A 59.5mW scalable/multi-view video decoder chip for Quad/3D Full HDTV and video streaming applications , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  Janne Salonen,et al.  VP8 Data Format and Decoding Guide , 2011, RFC.

[7]  Yaowu Xu,et al.  Technical overview of VP8, an open source video codec for the web , 2011, 2011 IEEE International Conference on Multimedia and Expo.

[8]  Liang-Gee Chen,et al.  A 212MPixels/s 4096×2160p multiview video encoder chip for 3D/quad HDTV applications , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[9]  G. Bjontegaard,et al.  Calculation of Average PSNR Differences between RD-curves , 2001 .

[10]  Satoshi Goto,et al.  A 530 Mpixels/s 4096x2160@60fps H.264/AVC High Profile Video Decoder Chip , 2011, IEEE Journal of Solid-State Circuits.

[11]  Jiun-In Guo,et al.  A 160K Gates/4.5 KB SRAM H.264 Video Decoder for HDTV Applications , 2006, IEEE Journal of Solid-State Circuits.

[12]  Jiun-In Guo,et al.  A 160K Gates/4.5 KB SRAM H.264 Video Decoder for HDTV Applications , 2007, IEEE J. Solid State Circuits.

[13]  Liang-Gee Chen,et al.  A 212 MPixels/s 4096 $\times$ 2160p Multiview Video Encoder Chip for 3D/Quad Full HDTV Applications , 2010, IEEE Journal of Solid-State Circuits.

[14]  Chen-Yi Lee,et al.  A 125 µW, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications. , 2007 .