Evaluating the Code Encryption Effects on Memory Fault Resilience

In most safety-critical systems, the robustness and the confidentiality of the application code are crucial. Such code is generally stored into Non-Volatile Memories (NVMs) that are prone to faults (e.g., due to radiation effects). Unfortunately, faults affecting the instruction code result very often into Silent Data Corruption (SDC). This condition lets faults remain undetected and it can lead to undesiderable errors that may compromise the system functionality. Thus, it is desirable that the system is able to detect faults affecting the code memory. To overcome this issue, designers often resort to expensive error detection/correction mechanisms. Furthermore, they also adopt memory encryption techniques to prevent unauthorized, hence malicious, access to the code or to protect it from any unauthorized copy. In this paper, we show that the presence of memory encryption alone is able to strongly reduce the probability of SDC, without the need of implementing expensive error detection. We have performed some experiments on the OpenRISC1200 microprocessor in order to evaluate the impact on reliability stemming from different encryption methods.

[1]  Aziz Mohaisen,et al.  Towards Low-Cost Mechanisms to Enable Restoration of Encrypted Non-Volatile Memories , 2021, IEEE Transactions on Dependable and Secure Computing.

[2]  Jun Yang,et al.  Improving memory encryption performance in secure processors , 2005, IEEE Transactions on Computers.

[3]  Giorgio Di Natale,et al.  Providing Confidentiality and Integrity in Ultra Low Power IoT Devices , 2019, 2019 14th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS).

[4]  Pedro Reviriego,et al.  A Scheme to Improve the Intrinsic Error Detection of the Instruction Set Architecture , 2017, IEEE Computer Architecture Letters.

[5]  Sachhidh Kannan,et al.  Security Vulnerabilities of Emerging Nonvolatile Main Memories and Countermeasures , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Bruno Rouzeyre,et al.  A Survey on Security Threats and Countermeasures in IEEE Test Standards , 2019, IEEE Design & Test.