Matisse: A System-on-Chip Design Methodology Emphasizing Dynamic Memory Management

MATISSE is a design environment intended for developing systems characterized by a tight interaction between control and data-flow behavior, intensive data storage and transfer, and stringent real-time requirements. Matisse bridges the gap from a system specification, using a concurrent object-oriented language, to an optimized embedded single-chip hardware/software implementation. Matisse supports stepwise exploration and refinement of dynamic memory management, memory architecture exploration, and gradual incorporation of timing constraints before going to traditional tools for hardware synthesis, software compilation, and inter-processor communication synthesis. With this approach, specifications of embedded systems can be written in a high-level programming language using data abstraction. Application of MATISSE on telecom protocol processing systems in the ATM area shows significant improvements in area usage and power consumption.

[1]  Jan M. Rabaey,et al.  Early power exploration—a World Wide Web application , 1996, DAC '96.

[2]  Jean-Yves Le Boudec,et al.  The Asynchronous Transfer Mode: A Tutorial , 1992, Comput. Networks ISDN Syst..

[3]  Hugo De Man,et al.  System level memory optimization for hardware-software co-design , 1997, CODES.

[4]  Jianwen Zhu,et al.  Specification and Design of Embedded Systems , 1998, Informationstechnik Tech. Inform..

[5]  Paul R. Wilson,et al.  Dynamic Storage Allocation: A Survey and Critical Review , 1995, IWMM.

[6]  A. Pnueli,et al.  STATEMATE: a working environment for the development of complex reactive systems , 1988, [1988] Proceedings. The Third Israel Conference on Computer Systems and Software Engineering.

[7]  Ahmed Hemani,et al.  A methodology and algorithms for efficient interprocess communication synthesis from system description in SDL , 1998, Proceedings Eleventh International Conference on VLSI Design.

[8]  Patrick Schaumont,et al.  A programming environment for the design of complex high speed ASICs , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[9]  W.F.J. Verhaegh,et al.  Allocation of multiport memories for hierarchical data streams , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[10]  Gaetano Borriello,et al.  The Chinook hardware/software co-synthesis system , 1995 .

[11]  Giuseppe Attardi,et al.  A customisable memory management framework for C++ , 1998 .

[12]  Hugo De Man,et al.  Transforming set data types to power optimal data structures , 1995, ISLPED '95.

[13]  Diederik Verkest,et al.  Hardware/software co-design of digital telecommunication systems , 1997, Proc. IEEE.

[14]  M. Engels,et al.  Grape-II: A System-Level Prototyping Environment for DSP Applications , 1995, Computer.

[15]  Chantal Ykman-Couvreur,et al.  Matisse: a concurrent and object-oriented system specification language , 1997 .

[16]  Giuseppe Attardi,et al.  A Customisable Memory Management Framework , 1994, C++ Conference.

[17]  Francky Catthoor,et al.  Fast and extensive system-level memory exploration for ATM applications , 1997, Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114).

[18]  Ahmed Amine Jerraya,et al.  Synthesis Steps and Design Models for Codesign , 1995, Computer.

[19]  Hugo De Man,et al.  System-level transformations for low power data transfer and storage , 1998 .

[20]  Kazuhiro Shirakawa,et al.  Innovative system-level design environment based on FORM for transport processing system , 1998, Proceedings Design, Automation and Test in Europe.

[21]  Hugo De Man,et al.  Architecture-driven synthesis techniques for VLSI implementation of DSP algorithms , 1990, Proc. IEEE.

[22]  Hugo De Man,et al.  ADOPT: efficient hardware address generation in distributed memory architectures , 1996, Proceedings of 9th International Symposium on Systems Synthesis.

[23]  Luciano Lavagno,et al.  Hardware-software co-design of embedded systems: the POLIS approach , 1997 .

[24]  Guido Henri Marguerite Petit,et al.  Vlsi architecture of a smds/atm router , 1993 .

[25]  Hugo De Man,et al.  Flow graph balancing for minimizing the required memory bandwidth , 1996, Proceedings of 9th International Symposium on Systems Synthesis.

[26]  Edward A. Lee,et al.  Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..