A fast lithography verification framework for litho-friendly layout design

The increase in pattern complexity due to optical proximity correction (OPC), the tight requirements for critical dimension (CD) control and the difficulties in defect inspections make IC manufacture more expensive. To alleviate the high cost, manufacturing requirements must be handled at the design stage to improve the quality and yield of ICs. We demonstrate the extraction of critical areas for detecting failures and a new lithography simulation method for full-chip level optical proximity corrected layout. The methodology has been used in our mask verification process that is called litho-friendly layout (LFL). For the critical area extraction, we present three approaches using process window, normalized image log-slope (NILS) and edge placement error (EPE). For full-chip level simulation, we introduce an automatic calibration method for simulation process parameters, a mask decomposition method and a selective simulation method. The verification process includes lithography process simulation, print-image based LVS (layout vs. schematic) and DRC (design rule check). We also demonstrate that LFL can provide guidelines for better OPC of sub-80 nm processes.

[1]  Qi-De Qian,et al.  Advanced physical models for mask data verification and impacts on physical layout synthesis , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[2]  Lars W. Liebmann,et al.  Failure prediction across process window for robust OPC , 2003, SPIE Advanced Lithography.

[3]  Zachary Baum,et al.  Optical rule checking for proximity-corrected mask shapes , 2003, SPIE Advanced Lithography.

[4]  Yongchan Ban,et al.  Simulation-based critical-area extraction and litho-friendly layout design for low-k1 lithography , 2004, SPIE Advanced Lithography.

[5]  Soichi Inoue,et al.  Yield-enhanced layout generation by new design for manufacturability (DfM) flow , 2004, SPIE Advanced Lithography.

[6]  Alfred Kwok-Kit Wong,et al.  Resolution enhancement techniques in optical lithography , 2001 .

[7]  Lester Ingber,et al.  Adaptive simulated annealing (ASA): Lessons learned , 2000, ArXiv.

[8]  Philippe Hurat,et al.  Layout printability optimization using a silicon simulation methodology , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[9]  John Ferguson.  Shifting methods: adopting a design for manufacture flow , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[10]  Chris A. Mack,et al.  Comparison of scalar and vector modeling of image formation in photoresist , 1995, Advanced Lithography.

[11]  Avideh Zakhor,et al.  Large-area phase-shift mask design , 1994, Advanced Lithography.

[12]  Martin McCallum,et al.  Benchmarking of available rigorous electromagnetic field (EMF) simulators for phase-shift mask applications , 2001 .